-
EP0314968
European procedure
Extract from the Register of European Patents
EP About this file: EP0314968
| EP0314968 - Overlapped multiple-bit scanning multiplication system with banded partial product matrix [Right-click to bookmark this link] | Status | No opposition filed within time limit Status updated on 29.11.1996 Database last updated on 09.12.2024 | Most recent event Tooltip | 17.02.2006 | Change - lapse in a contracting state Updated state(s): FR | published on 05.04.2006 [2006/14] | Applicant(s) | For all designated states International Business Machines Corporation New Orchard Road Armonk, NY 10504 / US | [N/P] |
| Former [1989/19] | For all designated states International Business Machines Corporation Old Orchard Road Armonk, N.Y. 10504 / US | Inventor(s) | 01 /
Schwarz, Eric Mark 5A Jane Lacey Drive Endicott New York 13760 / US | 02 /
Vassiliadis, Stamatis 717 Vestal Road Vestal New York 13850 / US | [1989/19] | Representative(s) | Schäfer, Wolfgang IBM Deutschland Informationssysteme GmbH Patentwesen und Urheberrecht 70548 Stuttgart / DE | [N/P] |
| Former [1991/29] | Schäfer, Wolfgang, Dipl.-Ing. IBM Deutschland Informationssysteme GmbH Patentwesen und Urheberrecht D-70548 Stuttgart / DE | ||
| Former [1989/19] | Jost, Ottokarl, Dipl.-Ing. IBM Deutschland Informationssysteme GmbH, Patentwesen und Urheberrecht D-70548 Stuttgart / DE | Application number, filing date | 88117226.6 | 17.10.1988 | [1989/19] | Priority number, date | US19870116172 | 03.11.1987 Original published format: US 116172 | [1989/19] | Filing language | EN | Procedural language | EN | Publication | Type: | A2 Application without search report | No.: | EP0314968 | Date: | 10.05.1989 | Language: | EN | [1989/19] | Type: | A3 Search report | No.: | EP0314968 | Date: | 08.05.1991 | Language: | EN | [1991/19] | Type: | B1 Patent specification | No.: | EP0314968 | Date: | 24.01.1996 | [1996/04] | Search report(s) | (Supplementary) European search report - dispatched on: | EP | 19.03.1991 | Classification | IPC: | G06F7/52 | [1989/19] | CPC: |
G06F7/5336 (EP,US);
G06F7/49994 (EP,US)
| Designated contracting states | DE, FR, GB [1989/19] | Title | German: | Überlappendes Mehrbit untersuchendes Multipliziersystem mit einer Bandmatrix von Teilprodukten | [1989/19] | English: | Overlapped multiple-bit scanning multiplication system with banded partial product matrix | [1989/19] | French: | Système de multiplication par exploration chevauchée à bits multiples utilisant une matrice de produits partiels à bandes | [1989/19] | Examination procedure | 06.09.1989 | Examination requested [1989/44] | 17.06.1994 | Despatch of a communication from the examining division (Time limit: M04) | 08.10.1994 | Reply to a communication from the examining division | 20.01.1995 | Despatch of communication of intention to grant (Approval: Yes) | 28.04.1995 | Communication of intention to grant the patent | 16.06.1995 | Fee for grant paid | 16.06.1995 | Fee for publishing/printing paid | Opposition(s) | 25.10.1996 | No opposition filed within time limit [1997/03] | Fees paid | Renewal fee | 25.10.1990 | Renewal fee patent year 03 | 13.12.1990 | Renewal fee patent year 04 | 22.10.1992 | Renewal fee patent year 05 | 21.10.1993 | Renewal fee patent year 06 | 21.10.1994 | Renewal fee patent year 07 | 24.10.1995 | Renewal fee patent year 08 |
| Opt-out from the exclusive Tooltip competence of the Unified Patent Court | See the Register of the Unified Patent Court for opt-out data | ||
| Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court. | Lapses during opposition Tooltip | FR | 24.01.1996 | GB | 17.10.1996 | [2006/14] |
| Former [1997/42] | FR | 21.06.1996 | |
| GB | 17.10.1996 | ||
| Former [1997/04] | FR | 21.06.1996 | Documents cited: | Search | [A]EP0206762 (ADVANCED MICRO DEVICES INC [US]) | [XD] - PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, THE WAVES AND ELECTRONS SECTION (SPECIAL ISSUE ON COMPUTERS), vol. 49, no. 1, January 1961, pages 67-91, New York, US; O.L. MacSORLEY: "High-speed arithmetic in binary computers" | [YD] - IBM TECHNICAL DISCLOSURE BULLETIN, vol. 27, no. 11, April 1985, pages 6624-6632, New York, US; "Improved approach to the use of booth's multiplication algorithm" | [A] - ELECTRONICS LETTERS, vol. 22, no. 20, September 1986, pages 1061-1062, Stevenage, GB; M. ROORDA: "Method to reduce the sign bit extension in a multiplier that uses the modified booth algorithm" |