blank Quick help
blank Maintenance news

Scheduled maintenance

Regular maintenance outages:
between 05.00 and 05.15 hrs CET (Monday to Sunday).

Other outages
Availability
Register Forum

2022.02.11

More...
blank News flashes

News flashes

New version of the European Patent Register - SPC information for Unitary Patents.

2024-03-06

More...
blank Related links

Release notes
European Patent Register Assistant
European Patent Register Resource Book
European Patent Register – pocket guide
FAQ - European Patent Register
FAQ - Register Alert
Federated Register (Flyer)
Global Dossier (Flyer)
Register events
Deep link coverage
Federated Register content
The Patent Information Tour
Fair use charter

Extract from the Register of European Patents

EP About this file: EP1493083

EP1493083 - RECONFIGURABLE CONTROL SYSTEM BASED ON HARDWARE IMPLEMENTATION OF PETRI GRAPHS [Right-click to bookmark this link]
StatusNo opposition filed within time limit
Status updated on  06.08.2010
Database last updated on 24.07.2024
Most recent event   Tooltip19.10.2012Lapse of the patent in a contracting state
New state(s): TR		published on 21.11.2012  [2012/47]
Applicant(s)For all designated states
COMMISSARIAT A L'ENERGIE ATOMIQUE
25, rue Leblanc Immeuble "Le Ponant D"
75015 Paris / FR
[2006/44]
Former [2005/01]For all designated states
COMMISSARIAT A L'ENERGIE ATOMIQUE
31-33, rue de la Fédération
75752 Paris Cédex 15 / FR
Inventor(s)01 / BLANC, Frédéric
5, rue Guynemer
F-78140 Velizy-Villacoublay / FR
02 / COLLETTE, Thierry
124, rue Marceau
F-91120 Palaiseau / FR
 [2005/01]
Representative(s)Poulin, Gérard, et al
BREVALEX
95, rue d'Amsterdam
75378 Paris Cedex 8 / FR
[N/P]
Former [2010/34]Poulin, Gérard, et al
BREVALEX 3, rue du Docteur Lancereaux
75008 Paris / FR
Former [2010/34]Poulin, Gérard, et al
BREVALEX 3, rue du Docteur Lancereaux
75008 Paris / FR
Former [2005/01]Poulin, Gérard, et al
Brevatome 3, rue du Docteur Lancereaux
75008 Paris / FR
Application number, filing date03740574.307.04.2003
[2005/01]
WO2003FR01086
Priority number, dateFR2002000439609.04.2002         Original published format: FR 0204396
[2005/01]
Filing languageFR
Procedural languageFR
PublicationType: A2 Application without search report
No.:WO03085522
Date:16.10.2003
Language:FR
[2003/42]
Type: A2 Application without search report 
No.:EP1493083
Date:05.01.2005
Language:FR
The application published by WIPO in one of the EPO official languages on 16.10.2003 takes the place of the publication of the European patent application.
[2005/01]
Type: B1 Patent specification 
No.:EP1493083
Date:30.09.2009
Language:FR
[2009/40]
Search report(s)International search report - published on:EP01.04.2004
ClassificationIPC:G06F9/44, G06F15/80, G06F17/50
[2009/22]
CPC:
G06F9/44 (EP,US); G06F30/22 (EP,US)
Former IPC [2005/01]G06F9/44, G06F15/80
Designated contracting statesAT,   BE,   BG,   CH,   CY,   CZ,   DE,   DK,   EE,   ES,   FI,   FR,   GB,   GR,   HU,   IE,   IT,   LI,   LU,   MC,   NL,   PT,   RO,   SE,   SI,   SK,   TR [2005/01]
TitleGerman:UMKONFIGURIERBARES STEUERSYSTEM AUF DER BASIS EINER HARDWAREIMPLEMENTIERUNG VON PETRI-GRAPHEN[2005/01]
English:RECONFIGURABLE CONTROL SYSTEM BASED ON HARDWARE IMPLEMENTATION OF PETRI GRAPHS[2005/01]
French:SYSTÈME RECONFIGURABLE DE CONTRÔLE BASÉ SUR LA MISE EN OEUVRE MATÉRIELLE DE GRAPHES DE PÉTRI[2009/22]
Former [2005/01]SYSTEME RECONFIGURABLE DE CONTROLE BASE SUR LA MISE EN OEUVRE MATERIELLE DE GRAPHES DE PETRI
Entry into regional phase20.09.2004National basic fee paid 
20.09.2004Designation fee(s) paid 
20.09.2004Examination fee paid 
Examination procedure28.10.2003Request for preliminary examination filed
International Preliminary Examining Authority: EP
20.09.2004Examination requested  [2005/01]
14.02.2007Despatch of a communication from the examining division (Time limit: M04)
31.05.2007Reply to a communication from the examining division
08.02.2008Despatch of a communication from the examining division (Time limit: M04)
19.05.2008Reply to a communication from the examining division
08.04.2009Cancellation of oral proceeding that was planned for 21.04.2009
08.04.2009Minutes of oral proceedings despatched
21.04.2009Date of oral proceedings
21.04.2009Date of oral proceedings (cancelled)
18.05.2009Communication of intention to grant the patent
11.08.2009Fee for grant paid
11.08.2009Fee for publishing/printing paid
Opposition(s)01.07.2010No opposition filed within time limit [2010/36]
Fees paidRenewal fee
21.04.2005Renewal fee patent year 03
24.04.2006Renewal fee patent year 04
23.04.2007Renewal fee patent year 05
26.03.2008Renewal fee patent year 06
16.04.2009Renewal fee patent year 07
Opt-out from the exclusive  Tooltip
competence of the Unified
Patent Court		 See the Register of the Unified Patent Court for opt-out data
Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court.
Lapses during opposition  TooltipAT30.09.2009
BG30.09.2009
CY30.09.2009
CZ30.09.2009
DK30.09.2009
EE30.09.2009
IE30.09.2009
RO30.09.2009
SE30.09.2009
SI30.09.2009
SK30.09.2009
TR30.09.2009
GR31.12.2009
ES10.01.2010
PT01.02.2010
HU01.04.2010
LU07.04.2010
BE30.04.2010
CH30.04.2010
LI30.04.2010
MC30.04.2010
[2012/47]
Former [2012/43]AT30.09.2009
BG30.09.2009
CY30.09.2009
CZ30.09.2009
DK30.09.2009
EE30.09.2009
IE30.09.2009
RO30.09.2009
SE30.09.2009
SI30.09.2009
SK30.09.2009
GR31.12.2009
ES10.01.2010
PT01.02.2010
HU01.04.2010
LU07.04.2010
BE30.04.2010
CH30.04.2010
LI30.04.2010
MC30.04.2010
Former [2012/42]AT30.09.2009
BG30.09.2009
CY30.09.2009
CZ30.09.2009
DK30.09.2009
EE30.09.2009
IE30.09.2009
RO30.09.2009
SE30.09.2009
SI30.09.2009
SK30.09.2009
GR31.12.2009
ES10.01.2010
PT01.02.2010
HU01.04.2010
BE30.04.2010
CH30.04.2010
LI30.04.2010
MC30.04.2010
Former [2012/41]AT30.09.2009
BG30.09.2009
CY30.09.2009
CZ30.09.2009
DK30.09.2009
EE30.09.2009
IE30.09.2009
RO30.09.2009
SE30.09.2009
SI30.09.2009
SK30.09.2009
GR31.12.2009
ES10.01.2010
PT01.02.2010
BE30.04.2010
CH30.04.2010
LI30.04.2010
MC30.04.2010
Former [2011/16]AT30.09.2009
CY30.09.2009
CZ30.09.2009
DK30.09.2009
EE30.09.2009
IE30.09.2009
RO30.09.2009
SE30.09.2009
SI30.09.2009
SK30.09.2009
GR31.12.2009
ES10.01.2010
PT01.02.2010
BE30.04.2010
CH30.04.2010
LI30.04.2010
MC30.04.2010
Former [2011/10]AT30.09.2009
CY30.09.2009
CZ30.09.2009
DK30.09.2009
EE30.09.2009
IE30.09.2009
RO30.09.2009
SE30.09.2009
SI30.09.2009
SK30.09.2009
GR31.12.2009
ES10.01.2010
PT01.02.2010
CH30.04.2010
LI30.04.2010
MC30.04.2010
Former [2010/50]AT30.09.2009
CY30.09.2009
CZ30.09.2009
DK30.09.2009
EE30.09.2009
IE30.09.2009
RO30.09.2009
SE30.09.2009
SI30.09.2009
SK30.09.2009
GR31.12.2009
ES10.01.2010
PT01.02.2010
MC30.04.2010
Former [2010/48]AT30.09.2009
CY30.09.2009
CZ30.09.2009
DK30.09.2009
EE30.09.2009
IE30.09.2009
RO30.09.2009
SE30.09.2009
SI30.09.2009
SK30.09.2009
GR31.12.2009
ES10.01.2010
PT01.02.2010
Former [2010/35]AT30.09.2009
CY30.09.2009
CZ30.09.2009
DK30.09.2009
EE30.09.2009
IE30.09.2009
RO30.09.2009
SE30.09.2009
SI30.09.2009
SK30.09.2009
ES10.01.2010
PT01.02.2010
Former [2010/30]AT30.09.2009
CY30.09.2009
CZ30.09.2009
EE30.09.2009
RO30.09.2009
SE30.09.2009
SI30.09.2009
SK30.09.2009
ES10.01.2010
PT01.02.2010
Former [2010/25]CY30.09.2009
CZ30.09.2009
EE30.09.2009
RO30.09.2009
SE30.09.2009
SI30.09.2009
SK30.09.2009
ES10.01.2010
PT01.02.2010
Former [2010/23]CZ30.09.2009
EE30.09.2009
RO30.09.2009
SE30.09.2009
SI30.09.2009
SK30.09.2009
ES10.01.2010
PT01.02.2010
Former [2010/22]CZ30.09.2009
EE30.09.2009
RO30.09.2009
SE30.09.2009
SI30.09.2009
ES10.01.2010
PT01.02.2010
Former [2010/20]EE30.09.2009
SE30.09.2009
SI30.09.2009
ES10.01.2010
Former [2010/19]SE30.09.2009
SI30.09.2009
ES10.01.2010
Former [2010/11]SE30.09.2009
SI30.09.2009
Former [2010/09]SE30.09.2009
Cited inInternational search[A]US4068214  (PATIL SUHAS S) [A] 1,5,7-9 * column 2, line 47 - line 49 * * column 9, paragraph 2 * * column 14, line 47 - line 50 *;
 [A]US4700187  (FURTEK FREDERICK C [US]) [A] 1,5,7-9 * abstract * * column 3, line 56 - line 57 * * column 12, line 25 - column 14, line 12 *;
 [A]  - SKLYAROV V ET AL, "Design and implementation of control circuits based on dynamically reconfigurable FPGA", ELECTRONICS, CIRCUITS AND SYSTEMS, 1998 IEEE INTERNATIONAL CONFERENCE ON LISBOA, PORTUGAL 7-10 SEPT. 1998, PISCATAWAY, NJ, USA,IEEE, US, (19980907), ISBN 0-7803-5008-1, pages 527 - 530, XP010366138 [A] 1-9 * page 527; figure 1 *

DOI:   http://dx.doi.org/10.1109/ICECS.1998.813377
 [A]  - J. MORRIS, "A Re-configurable Processor for Petri Net Simulation", PROC. 33RD HAWAII INT. CONF. ON SYSTEM SCIENCES, IEEE, New York, NY, USA, (2000), pages 1 - 9, XP002226047 [A] 1-9 * abstract * * page 5, column R, paragraph L; figure 6 *
 [A]  - VIITANEN J ET AL, "Mapping algorithms onto the TUT cellular array processor", APPLICATION SPECIFIC ARRAY PROCESSORS, 1990. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PRINCETON, NJ, USA 5-7 SEPT. 1990, LOS ALAMITOS, CA, USA,IEEE COMPUT. SOC, US, (19900905), ISBN 0-8186-9089-5, pages 235 - 246, XP010033949 [A] 1-9 * abstract * * page 235, paragraph 1 * * page 236, paragraph 2 - page 238, paragraph 1; figures 3,7 *

DOI:   http://dx.doi.org/10.1109/ASAP.1990.145461
The EPO accepts no responsibility for the accuracy of data originating from other authorities; in particular, it does not guarantee that it is complete, up to date or fit for specific purposes.