blank Quick help
blank Maintenance news

Scheduled maintenance

Regular maintenance outages:
between 05.00 and 05.15 hrs CET (Monday to Sunday).

Other outages
Availability
Register Forum

2022.02.11

More...
blank News flashes

News Flashes

New version of the European Patent Register – SPC proceedings information in the Unitary Patent Register.

2024-07-24

More...
blank Related links

Extract from the Register of European Patents

EP About this file: EP1612943

EP1612943 - PLL circuit and phase control method of PLL circuit [Right-click to bookmark this link]
StatusNo opposition filed within time limit
Status updated on  17.10.2008
Database last updated on 09.09.2024
Most recent event   Tooltip17.10.2008No opposition filed within time limitpublished on 19.11.2008  [2008/47]
Applicant(s)For all designated states
NEC Corporation
7-1, Shiba 5-chome Minato-ku
Tokyo 108-8001 / JP
[N/P]
Former [2006/01]For all designated states
NEC CORPORATION
7-1, Shiba 5-chome, Minato-ku
Tokyo 108 / JP
Inventor(s)01 / Takahashi, Masayuki, c/o Nec Com. Systems, Ltd.
4-28 Mita 1-chome Minato-ku
Tokyo / JP
 [2006/01]
Representative(s)Moir, Michael Christopher, et al
Mathys & Squire LLP
120 Holborn
London
EC1N 2SQ / GB
[N/P]
Former [2006/01]Moir, Michael Christopher, et al
Mathys & Squire, 120 Holborn
London EC1N 2SQ / GB
Application number, filing date05254016.828.06.2005
[2006/01]
Priority number, dateJP2004018958128.06.2004         Original published format: JP 2004189581
[2006/01]
Filing languageEN
Procedural languageEN
PublicationType: A1 Application with search report 
No.:EP1612943
Date:04.01.2006
Language:EN
[2006/01]
Type: B1 Patent specification 
No.:EP1612943
Date:12.12.2007
Language:EN
[2007/50]
Search report(s)(Supplementary) European search report - dispatched on:EP12.09.2005
ClassificationIPC:H03L7/085, H03L7/093, G01R25/00, G01R25/04
[2006/01]
CPC:
H03L7/085 (EP,US); H03L7/093 (EP,US)
Designated contracting statesFR,   GB [2006/36]
Former [2006/01]AT,  BE,  BG,  CH,  CY,  CZ,  DE,  DK,  EE,  ES,  FI,  FR,  GB,  GR,  HU,  IE,  IS,  IT,  LI,  LT,  LU,  MC,  NL,  PL,  PT,  RO,  SE,  SI,  SK,  TR 
TitleGerman:Phasenregelkreis und Verfahren zur Phasenregelung dafür[2006/01]
English:PLL circuit and phase control method of PLL circuit[2006/01]
French:Boucle à verrouillage de phase, et procédé de réglage de phase correspondante[2006/01]
Examination procedure11.11.2005Examination requested  [2006/02]
23.02.2006Despatch of a communication from the examining division (Time limit: M04)
26.06.2006Reply to a communication from the examining division
01.09.2006Despatch of a communication from the examining division (Time limit: M03)
03.11.2006Reply to a communication from the examining division
06.07.2007Communication of intention to grant the patent
22.10.2007Fee for grant paid
22.10.2007Fee for publishing/printing paid
Opposition(s)15.09.2008No opposition filed within time limit [2008/47]
Fees paidRenewal fee
30.05.2007Renewal fee patent year 03
Opt-out from the exclusive  Tooltip
competence of the Unified
Patent Court
See the Register of the Unified Patent Court for opt-out data
Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court.
Documents cited:Search[XA]US4975634  (SHOHET YUVAL [US]) [X] 1,4,7,9 * column 1, line 47 - column 4, line 28; figures 1,2 * [A] 2,3,5,6,8,10;
 [A]US5991350  (YAMAMOTO KOJI [JP]) [A] 1-10 * column 2, line 52 - column 3, line 67; figure 1 *;
 [A]US6441601  (CLARK JAMES M [US], et al) [A] 1-10* column 9, line 63 - column 11, line 39; figures 4,7 *
The EPO accepts no responsibility for the accuracy of data originating from other authorities; in particular, it does not guarantee that it is complete, up to date or fit for specific purposes.