blank Quick help
blank Maintenance news

Scheduled maintenance

Regular maintenance outages:
between 05.00 and 05.15 hrs CET (Monday to Sunday).

Other outages
Availability
Register Forum

2022.02.11

More...
blank News flashes

News flashes

New version of the European Patent Register - SPC information for Unitary Patents.

2024-03-06

More...
blank Related links

Extract from the Register of European Patents

EP About this file: EP2058848

EP2058848 - LATERAL JUNCTION FIELD EFFECT TRANSISTOR [Right-click to bookmark this link]
StatusThe application has been refused
Status updated on  25.09.2015
Database last updated on 24.07.2024
Most recent event   Tooltip25.09.2015Refusal of applicationpublished on 28.10.2015  [2015/44]
Applicant(s)For all designated states
Sumitomo Electric Industries, Ltd.
5-33 Kitahama 4-chome Chuo-ku Osaka-shi
Osaka 541-0041 / JP
[2009/20]
Inventor(s)01 / MASUDA, Takeyoshi
Osaka Works of SUMITOMO ELECTRIC INDUSTRIES LTD. 1-3 Shimaya 1-chome Konohana-ku
Osaka-shi Osaka 554-0024 / JP
02 / NAMIKAWA, Yasuo
Osaka Works of SUMITOMO ELECTRIC INDUSTRIES LTD. 1-3 Shimaya 1-chome Konohana-ku
Osaka-shi Osaka 554-0024 / JP
 [2009/20]
Representative(s)Grünecker Patent- und Rechtsanwälte PartG mbB
Leopoldstrasse 4
80802 München / DE
[N/P]
Former [2009/20]Grünecker, Kinkeldey, Stockmair & Schwanhäusser Anwaltssozietät
Leopoldstrasse 4
80802 München / DE
Application number, filing date07807695.721.09.2007
[2009/20]
WO2007JP68345
Priority number, dateJP2006034013718.12.2006         Original published format: JP 2006340137
[2009/20]
Filing languageJA
Procedural languageEN
PublicationType: A1 Application with search report
No.:WO2008075488
Date:26.06.2008
Language:JA
[2008/26]
Type: A1 Application with search report 
No.:EP2058848
Date:13.05.2009
Language:EN
[2009/20]
Search report(s)International search report - published on:JP26.06.2008
(Supplementary) European search report - dispatched on:EP15.12.2010
ClassificationIPC:H01L21/337, H01L29/417, H01L29/808
[2009/20]
CPC:
H01L29/808 (EP,US); H01L29/735 (KR); H01L21/048 (EP,US);
H01L29/1066 (EP,US); H01L29/66901 (EP,US); H01L29/1608 (EP,US);
H01L29/2003 (EP,US) (-)
Designated contracting statesAT,   BE,   BG,   CH,   CY,   CZ,   DE,   DK,   EE,   ES,   FI,   FR,   GB,   GR,   HU,   IE,   IS,   IT,   LI,   LT,   LU,   LV,   MC,   MT,   NL,   PL,   PT,   RO,   SE,   SI,   SK,   TR [2009/20]
TitleGerman:FELDEFFEKTTRANSISTOR MIT SEITLICHEM ANSCHLUSS[2009/20]
English:LATERAL JUNCTION FIELD EFFECT TRANSISTOR[2009/20]
French:TRANSISTOR A EFFET DE CHAMP A JONCTION LATERALE[2009/20]
Entry into regional phase06.02.2009Translation filed 
06.02.2009National basic fee paid 
06.02.2009Search fee paid 
06.02.2009Designation fee(s) paid 
06.02.2009Examination fee paid 
Examination procedure06.02.2009Examination requested  [2009/20]
13.07.2011Amendment by applicant (claims and/or description)
25.04.2013Despatch of a communication from the examining division (Time limit: M04)
18.06.2013Reply to a communication from the examining division
20.05.2015Cancellation of oral proceeding that was planned for 01.12.2015
08.06.2015Despatch of communication that the application is refused, reason: substantive examination [2015/44]
18.06.2015Application refused, date of legal effect [2015/44]
01.12.2015Date of oral proceedings (cancelled)
Divisional application(s)The date of the Examining Division's first communication in respect of the earliest application for which a communication has been issued is  25.04.2013
Fees paidRenewal fee
29.09.2009Renewal fee patent year 03
29.09.2010Renewal fee patent year 04
28.09.2011Renewal fee patent year 05
27.09.2012Renewal fee patent year 06
26.09.2013Renewal fee patent year 07
26.09.2014Renewal fee patent year 08
Opt-out from the exclusive  Tooltip
competence of the Unified
Patent Court
See the Register of the Unified Patent Court for opt-out data
Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court.
Documents cited:Search[X]EP0268426  (LINEAR TECHN INC [US]) [X] 1-5* column 3; figure 3 *;
 [X]US5319227  (LAPHAM JEROME F [US], et al) [X] 1-5 * columns 3,4; figures 1,2 *;
 [XD]JP2003068762  (SUMITOMO ELECTRIC INDUSTRIES) [XD] 1,2,4,5 * figure 2 *
International search[X]JPS61101082  (HITACHI LTD);
 [X]JPH01243475  (HITACHI LTD);
 [Y]WO2004112150  (SUMITOMO ELECTRIC INDUSTRIES [JP], et al);
 [Y]JP2003068762  (SUMITOMO ELECTRIC INDUSTRIES)
Examination   - NANVER L K ET AL, "DESIGN CONSIDERATIONS FOR INTEGRATED HIGH-FREQUENCY P-CHANNEL JFET'S", IEEE TRANSACTIONS ON ELECTRON DEVICES, IEEE SERVICE CENTER, PISACATAWAY, NJ, US, (19881101), vol. 35, no. 11, doi:10.1109/16.7406, ISSN 0018-9383, pages 1924 - 1934, XP000070048

DOI:   http://dx.doi.org/10.1109/16.7406
by applicantJP2003068762
The EPO accepts no responsibility for the accuracy of data originating from other authorities; in particular, it does not guarantee that it is complete, up to date or fit for specific purposes.