blank Quick help
blank Maintenance news

Scheduled maintenance

Regular maintenance outages:
between 05.00 and 05.15 hrs CET (Monday to Sunday).

Other outages
Availability
Register Forum

2022.02.11

More...
blank News flashes

News flashes

New version of the European Patent Register - SPC information for Unitary Patents.

2024-03-06

More...
blank Related links

Release notes
European Patent Register Assistant
European Patent Register Resource Book
European Patent Register – pocket guide
FAQ - European Patent Register
FAQ - Register Alert
Federated Register (Flyer)
Global Dossier (Flyer)
Register events
Deep link coverage
Federated Register content
The Patent Information Tour
Fair use charter

Extract from the Register of European Patents

EP About this file: EP3499264

EP3499264 - RADAR UNIT AND METHOD FOR CASCADING INTEGRATED CIRCUITS IN A RADAR UNIT [Right-click to bookmark this link]
Former [2019/25]RADAR UNIT, INTEGRATED CIRCUITS AND METHODS FOR CASCADING INTEGRATED CIRCUITS
[2020/10]
StatusNo opposition filed within time limit
Status updated on  11.05.2021
Database last updated on 09.07.2024
FormerThe patent has been granted
Status updated on  29.05.2020
FormerGrant of patent is intended
Status updated on  03.03.2020
FormerRequest for examination was made
Status updated on  27.12.2019
FormerThe application has been published
Status updated on  17.05.2019
Most recent event   Tooltip15.07.2022Lapse of the patent in a contracting state
New state(s): BE, MK		published on 17.08.2022  [2022/33]
Applicant(s)For all designated states
NXP B.V.
High Tech Campus Building 60
5656 AG Eindhoven / NL
[2019/25]
Inventor(s)01 / LIN, Yu
NXP Semiconductors
Abbey House
25 Clarendon Road
Redhill, Surrey RH1 1QZ / GB
02 / GANZERLI, Marcello
NXP Semiconductors
Abbey House
25 Clarendon Road
Redhill, Surrey RH1 1QZ / GB
03 / HUANG, Mingda
NXP Semiconductors
Abbey House
25 Clarendon Road
Redhill, Surrey RH1 1QZ / GB
 [2020/27]
Former [2019/25]01 / LIN, Yu
NXP Semiconductors
Abbey House
25 Clarendon Road
Redhill, Surrey RH1 1QZ / GB
02 / GANZERLI, Marcello
NXP Semiconductors
Abbey House
25 Clarendon Road
Redhill, Surrey RH1 1QZ / GB
03 / MINGDA, Huang
NXP Semiconductors
Abbey House
25 Clarendon Road
Redhill, Surrey RH1 1QZ / GB
Representative(s)Lee, Candice Jane
NXP SEMICONDUCTORS
Intellectual Property Group
Abbey House
25 Clarendon Road
Redhill, Surrey RH1 1QZ / GB
[2019/25]
Application number, filing date17207040.113.12.2017
[2019/25]
Filing languageEN
Procedural languageEN
PublicationType: A1 Application with search report 
No.:EP3499264
Date:19.06.2019
Language:EN
[2019/25]
Type: B1 Patent specification 
No.:EP3499264
Date:01.07.2020
Language:EN
[2020/27]
Search report(s)(Supplementary) European search report - dispatched on:EP20.06.2018
ClassificationIPC:G01S7/40, G01S13/00, G01S13/34, G01S13/86, G01S13/87, G01S13/931, H01Q3/26, // G01S13/46, G01S13/02
[2020/10]
CPC:
G01S13/931 (EP,US); G01S7/032 (US); G01S13/003 (EP,US);
G01S13/34 (EP,US); G01S13/865 (EP,US); G01S13/87 (EP,US);
G01S13/878 (EP,US); G01S7/40 (EP,US); G01S7/4021 (EP,US);
H01Q1/3233 (US); H01Q3/267 (EP,US); G01S2013/0245 (US);
G01S2013/0254 (EP,US); G01S2013/466 (EP,US); G01S2013/93275 (EP,US) (-)
Former IPC [2019/25]G01S7/40, G01S13/00, G01S13/34, G01S13/86, G01S13/87, G01S13/93, H01Q3/26, // G01S13/46, G01S13/02
Designated contracting statesAL,   AT,   BE,   BG,   CH,   CY,   CZ,   DE,   DK,   EE,   ES,   FI,   FR,   GB,   GR,   HR,   HU,   IE,   IS,   IT,   LI,   LT,   LU,   LV,   MC,   MK,   MT,   NL,   NO,   PL,   PT,   RO,   RS,   SE,   SI,   SK,   SM,   TR [2020/05]
Former [2019/25]AL,  AT,  BE,  BG,  CH,  CY,  CZ,  DE,  DK,  EE,  ES,  FI,  FR,  GB,  GR,  HR,  HU,  IE,  IS,  IT,  LI,  LT,  LU,  LV,  MC,  MK,  MT,  NL,  NO,  PL,  PT,  RO,  RS,  SE,  SI,  SK,  SM,  TR 
TitleGerman:RADAREINHEIT UND VERFAHREN ZUR KASKADIERUNG VON INTEGRIERTEN SCHALTUNGEN IN EINER RADAREINHEIT[2020/10]
English:RADAR UNIT AND METHOD FOR CASCADING INTEGRATED CIRCUITS IN A RADAR UNIT[2020/10]
French:UNITÉ RADAR ET PROCÉDÉ POUR RACCORDER EN CASCADE DE CIRCUITS INTÉGRÉS DANS UNE UNITÉ RADAR[2020/10]
Former [2019/25]RADAREINHEIT, INTEGRIERTE SCHALTUNGEN UND VERFAHREN ZUR KASKADIERUNG VON INTEGRIERTEN SCHALTUNGEN
Former [2019/25]RADAR UNIT, INTEGRATED CIRCUITS AND METHODS FOR CASCADING INTEGRATED CIRCUITS
Former [2019/25]UNITÉ RADAR, CIRCUITS INTÉGRÉS ET PROCÉDÉS POUR LE TRAITEMENT EN CASCADE DE CIRCUITS INTÉGRÉS
Examination procedure10.12.2019Amendment by applicant (claims and/or description)
19.12.2019Examination requested  [2020/05]
19.12.2019Date on which the examining division has become responsible
04.03.2020Communication of intention to grant the patent
22.05.2020Receipt of the translation of the claim(s)
25.05.2020Fee for grant paid
25.05.2020Fee for publishing/printing paid
Opposition(s)06.04.2021No opposition filed within time limit [2021/23]
Fees paidRenewal fee
02.01.2020Renewal fee patent year 03
Opt-out from the exclusive  Tooltip
competence of the Unified
Patent Court		 See the Register of the Unified Patent Court for opt-out data
Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court.
Lapses during opposition  TooltipHU13.12.2017
AL01.07.2020
AT01.07.2020
CY01.07.2020
CZ01.07.2020
DK01.07.2020
EE01.07.2020
ES01.07.2020
FI01.07.2020
HR01.07.2020
IT01.07.2020
LT01.07.2020
LV01.07.2020
MC01.07.2020
MK01.07.2020
MT01.07.2020
NL01.07.2020
PL01.07.2020
RO01.07.2020
RS01.07.2020
SE01.07.2020
SI01.07.2020
SK01.07.2020
SM01.07.2020
TR01.07.2020
BG01.10.2020
NO01.10.2020
GR02.10.2020
IS01.11.2020
PT02.11.2020
IE13.12.2020
LU13.12.2020
BE31.12.2020
CH31.12.2020
LI31.12.2020
[2022/33]
Former [2022/27]HU13.12.2017
AL01.07.2020
AT01.07.2020
CY01.07.2020
CZ01.07.2020
DK01.07.2020
EE01.07.2020
ES01.07.2020
FI01.07.2020
HR01.07.2020
IT01.07.2020
LT01.07.2020
LV01.07.2020
MC01.07.2020
MT01.07.2020
NL01.07.2020
PL01.07.2020
RO01.07.2020
RS01.07.2020
SE01.07.2020
SI01.07.2020
SK01.07.2020
SM01.07.2020
TR01.07.2020
BG01.10.2020
NO01.10.2020
GR02.10.2020
IS01.11.2020
PT02.11.2020
IE13.12.2020
LU13.12.2020
CH31.12.2020
LI31.12.2020
Former [2021/52]AL01.07.2020
AT01.07.2020
CZ01.07.2020
DK01.07.2020
EE01.07.2020
ES01.07.2020
FI01.07.2020
HR01.07.2020
IT01.07.2020
LT01.07.2020
LV01.07.2020
MC01.07.2020
NL01.07.2020
PL01.07.2020
RO01.07.2020
RS01.07.2020
SE01.07.2020
SI01.07.2020
SK01.07.2020
SM01.07.2020
BG01.10.2020
NO01.10.2020
GR02.10.2020
IS01.11.2020
PT02.11.2020
IE13.12.2020
LU13.12.2020
CH31.12.2020
LI31.12.2020
Former [2021/46]AL01.07.2020
AT01.07.2020
CZ01.07.2020
DK01.07.2020
EE01.07.2020
ES01.07.2020
FI01.07.2020
HR01.07.2020
IT01.07.2020
LT01.07.2020
LV01.07.2020
MC01.07.2020
NL01.07.2020
PL01.07.2020
RO01.07.2020
RS01.07.2020
SE01.07.2020
SI01.07.2020
SK01.07.2020
SM01.07.2020
BG01.10.2020
NO01.10.2020
GR02.10.2020
IS01.11.2020
PT02.11.2020
IE13.12.2020
LU13.12.2020
Former [2021/40]AL01.07.2020
AT01.07.2020
CZ01.07.2020
DK01.07.2020
EE01.07.2020
ES01.07.2020
FI01.07.2020
HR01.07.2020
IT01.07.2020
LT01.07.2020
LV01.07.2020
MC01.07.2020
NL01.07.2020
PL01.07.2020
RO01.07.2020
RS01.07.2020
SE01.07.2020
SI01.07.2020
SK01.07.2020
SM01.07.2020
BG01.10.2020
NO01.10.2020
GR02.10.2020
IS01.11.2020
PT02.11.2020
Former [2021/36]AL01.07.2020
AT01.07.2020
CZ01.07.2020
DK01.07.2020
EE01.07.2020
ES01.07.2020
FI01.07.2020
HR01.07.2020
IT01.07.2020
LT01.07.2020
LV01.07.2020
NL01.07.2020
PL01.07.2020
RO01.07.2020
RS01.07.2020
SE01.07.2020
SI01.07.2020
SK01.07.2020
SM01.07.2020
BG01.10.2020
NO01.10.2020
GR02.10.2020
IS01.11.2020
PT02.11.2020
Former [2021/28]AL01.07.2020
AT01.07.2020
CZ01.07.2020
DK01.07.2020
EE01.07.2020
ES01.07.2020
FI01.07.2020
HR01.07.2020
IT01.07.2020
LT01.07.2020
LV01.07.2020
NL01.07.2020
PL01.07.2020
RO01.07.2020
RS01.07.2020
SE01.07.2020
SK01.07.2020
SM01.07.2020
BG01.10.2020
NO01.10.2020
GR02.10.2020
IS01.11.2020
PT02.11.2020
Former [2021/25]AL01.07.2020
AT01.07.2020
CZ01.07.2020
DK01.07.2020
EE01.07.2020
ES01.07.2020
FI01.07.2020
HR01.07.2020
IT01.07.2020
LT01.07.2020
LV01.07.2020
NL01.07.2020
PL01.07.2020
RO01.07.2020
RS01.07.2020
SE01.07.2020
SM01.07.2020
BG01.10.2020
NO01.10.2020
GR02.10.2020
IS01.11.2020
PT02.11.2020
Former [2021/22]AT01.07.2020
CZ01.07.2020
DK01.07.2020
EE01.07.2020
ES01.07.2020
FI01.07.2020
HR01.07.2020
IT01.07.2020
LT01.07.2020
LV01.07.2020
NL01.07.2020
PL01.07.2020
RO01.07.2020
RS01.07.2020
SE01.07.2020
SM01.07.2020
BG01.10.2020
NO01.10.2020
GR02.10.2020
IS01.11.2020
PT02.11.2020
Former [2021/20]AT01.07.2020
CZ01.07.2020
DK01.07.2020
ES01.07.2020
FI01.07.2020
HR01.07.2020
IT01.07.2020
LT01.07.2020
LV01.07.2020
NL01.07.2020
PL01.07.2020
RS01.07.2020
SE01.07.2020
BG01.10.2020
NO01.10.2020
GR02.10.2020
IS01.11.2020
PT02.11.2020
Former [2021/17]AT01.07.2020
CZ01.07.2020
ES01.07.2020
FI01.07.2020
HR01.07.2020
LT01.07.2020
LV01.07.2020
NL01.07.2020
PL01.07.2020
RS01.07.2020
SE01.07.2020
BG01.10.2020
NO01.10.2020
GR02.10.2020
IS01.11.2020
PT02.11.2020
Former [2021/11]AT01.07.2020
CZ01.07.2020
ES01.07.2020
FI01.07.2020
HR01.07.2020
LT01.07.2020
LV01.07.2020
PL01.07.2020
RS01.07.2020
SE01.07.2020
BG01.10.2020
NO01.10.2020
GR02.10.2020
IS01.11.2020
PT02.11.2020
Former [2021/09]AT01.07.2020
CZ01.07.2020
ES01.07.2020
FI01.07.2020
LT01.07.2020
SE01.07.2020
BG01.10.2020
NO01.10.2020
GR02.10.2020
PT02.11.2020
Former [2021/08]ES01.07.2020
FI01.07.2020
LT01.07.2020
SE01.07.2020
BG01.10.2020
NO01.10.2020
PT02.11.2020
Former [2021/07]FI01.07.2020
LT01.07.2020
BG01.10.2020
NO01.10.2020
Former [2021/01]BG01.10.2020
Documents cited:Search[A]EP2244098  (UNIV DUISBURG ESSEN [DE]) [A] 1-14 * abstract * * paragraphs [0001] , [0004] , [0014] - [0020] ** claims 1,10,11,14 *;
 [A]US2016320481  (LING CURTIS [US], et al) [A] 1-14 * abstract * * paragraphs [0023] - [0064]; figures 1,2 * * paragraphs [0078] - [0086]; figure 7 *;
 [I]US2017346575  (TANG TAIWEN [CA], et al) [I] 1-3,6,8,10,11,14 * paragraphs [0001] , [0006] - [0069]; figures 1-3 *;
 [A]  - YANG YANG ET AL, "Some phase synchronization algorithms for coherent MIMO radar", INFORMATION SCIENCES AND SYSTEMS (CISS), 2011 45TH ANNUAL CONFERENCE ON, IEEE, (20110323), doi:10.1109/CISS.2011.5766153, ISBN 978-1-4244-9846-8, pages 1 - 6, XP031866416 [A] 1-14 * abstract * * paragraphs [000I] , [00II]; figure 1 *

DOI:   http://dx.doi.org/10.1109/CISS.2011.5766153
by applicant   - X. GUO; D.-J. YANG; R. LI; K. K. O, "A Receiver with Start-up Initialization and Programmable Delays for Wireless Clock Distribution", 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers, (20060000), doi:doi:10.1109/ISSCC.2006.1696204, pages 1530 - 1539, XP010940548

DOI:   http://dx.doi.org/10.1109/ISSCC.2006.1696204
The EPO accepts no responsibility for the accuracy of data originating from other authorities; in particular, it does not guarantee that it is complete, up to date or fit for specific purposes.