blank Quick help
blank Maintenance news

Scheduled maintenance

Regular maintenance outages:
between 05.00 and 05.15 hrs CET (Monday to Sunday).

Other outages
Availability
Register Forum

2022.02.11

More...
blank News flashes

News flashes

New version of the European Patent Register - SPC information for Unitary Patents.

2024-03-06

More...
blank Related links

Release notes
European Patent Register Assistant
European Patent Register Resource Book
European Patent Register – pocket guide
FAQ - European Patent Register
FAQ - Register Alert
Federated Register (Flyer)
Global Dossier (Flyer)
Register events
Deep link coverage
Federated Register content
The Patent Information Tour
Fair use charter

Extract from the Register of European Patents

EP About this file: EP3893241

EP3893241 - READ OPERATION CIRCUIT, SEMICONDUCTOR MEMORY AND READ OPERATION METHOD [Right-click to bookmark this link]
StatusNo opposition filed within time limit
Status updated on  05.04.2024
Database last updated on 20.07.2024
FormerThe patent has been granted
Status updated on  28.04.2023
FormerGrant of patent is intended
Status updated on  13.03.2023
FormerExamination is in progress
Status updated on  13.10.2022
FormerRequest for examination was made
Status updated on  10.09.2021
FormerThe international publication has been made
Status updated on  01.05.2021
Most recent event   Tooltip31.05.2024Lapse of the patent in a contracting state
New state(s): BE, CH, IT, SI		published on 03.07.2024  [2024/27]
Applicant(s)For all designated states
Changxin Memory Technologies, Inc.
No. 388, Xingye Avenue
Economic and Technological Development Area
Hefei, Anhui 230601 / CN
[2021/41]
Inventor(s)01 / ZHANG, Liang
Unit 801, 802, 805 (9th Floor, Nominal Floor),
Building 1 No. 1438, Hongqiao Road
Changning District
Shanghai 200336 / CN
 [2023/22]
Former [2021/41]01 / ZHANG, Liang
Unit 801, 802, 805 (9th Floor, Nominal Floor),
Building 1 No. 1438, Hongqiao Road, Changning
District
Shanghai 200336 / CN
Representative(s)V.O.
P.O. Box 87930
2508 DH Den Haag / NL
[2021/41]
Application number, filing date20879865.222.06.2020
[2021/41]
WO2020CN97403
Priority number, dateCN2019112147625.10.2019         Original published format: CN201911021476
[2021/41]
Filing languageZH
Procedural languageEN
PublicationType: A1 Application with search report
No.:WO2021077777
Date:29.04.2021
Language:ZH
[2021/17]
Type: A1 Application with search report 
No.:EP3893241
Date:13.10.2021
Language:EN
[2021/41]
Type: B1 Patent specification 
No.:EP3893241
Date:31.05.2023
Language:EN
[2023/22]
Search report(s)International search report - published on:CN29.04.2021
(Supplementary) European search report - dispatched on:EP20.01.2022
ClassificationIPC:G11C11/4091, G11C7/02, G11C7/10, G11C11/4093, G11C11/4096
[2022/08]
CPC:
G11C7/1006 (EP,US); G11C11/4093 (EP,CN); G11C7/1048 (EP,US);
G11C11/4091 (US); G11C11/4096 (EP,CN); G11C11/4097 (US);
G11C7/02 (EP); G11C7/1015 (US); G11C7/1051 (US);
G11C7/1057 (US); G11C7/1084 (US); G11C2207/107 (EP) (-)
Former IPC [2021/41]G11C11/4091
Designated contracting statesAL,   AT,   BE,   BG,   CH,   CY,   CZ,   DE,   DK,   EE,   ES,   FI,   FR,   GB,   GR,   HR,   HU,   IE,   IS,   IT,   LI,   LT,   LU,   LV,   MC,   MK,   MT,   NL,   NO,   PL,   PT,   RO,   RS,   SE,   SI,   SK,   SM,   TR [2021/41]
Extension statesBANot yet paid
MENot yet paid
Validation statesKHNot yet paid
MANot yet paid
MDNot yet paid
TNNot yet paid
TitleGerman:LESEOPERATIONSSCHALTUNG, HALBLEITERSPEICHER UND LESEOPERATIONSVERFAHREN[2021/41]
English:READ OPERATION CIRCUIT, SEMICONDUCTOR MEMORY AND READ OPERATION METHOD[2021/41]
French:CIRCUIT D'OPÉRATION DE LECTURE, MÉMOIRE À SEMI-CONDUCTEURS, ET PROCÉDÉ D'OPÉRATION DE LECTURE[2021/41]
Entry into regional phase09.07.2021Translation filed 
09.07.2021National basic fee paid 
09.07.2021Search fee paid 
09.07.2021Designation fee(s) paid 
09.07.2021Examination fee paid 
Examination procedure09.07.2021Examination requested  [2021/41]
15.08.2022Amendment by applicant (claims and/or description)
12.10.2022Despatch of a communication from the examining division (Time limit: M04)
13.12.2022Reply to a communication from the examining division
13.03.2023Communication of intention to grant the patent
19.04.2023Fee for grant paid
19.04.2023Fee for publishing/printing paid
19.04.2023Receipt of the translation of the claim(s)
Opposition(s)01.03.2024No opposition filed within time limit [2024/19]
Fees paidRenewal fee
22.03.2022Renewal fee patent year 03
Opt-out from the exclusive  Tooltip
competence of the Unified
Patent Court		 See the Register of the Unified Patent Court for opt-out data
Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court.
Lapses during opposition  TooltipAT31.05.2023
CZ31.05.2023
DK31.05.2023
EE31.05.2023
ES31.05.2023
FI31.05.2023
HR31.05.2023
IT31.05.2023
LT31.05.2023
LV31.05.2023
MC31.05.2023
PL31.05.2023
RO31.05.2023
RS31.05.2023
SE31.05.2023
SI31.05.2023
SK31.05.2023
SM31.05.2023
IE22.06.2023
LU22.06.2023
BE30.06.2023
CH30.06.2023
NO31.08.2023
GR01.09.2023
IS30.09.2023
PT02.10.2023
[2024/27]
Former [2024/21]AT31.05.2023
CZ31.05.2023
DK31.05.2023
EE31.05.2023
ES31.05.2023
FI31.05.2023
HR31.05.2023
LT31.05.2023
LV31.05.2023
MC31.05.2023
PL31.05.2023
RO31.05.2023
RS31.05.2023
SE31.05.2023
SK31.05.2023
SM31.05.2023
IE22.06.2023
LU22.06.2023
NO31.08.2023
GR01.09.2023
IS30.09.2023
PT02.10.2023
Former [2024/15]AT31.05.2023
CZ31.05.2023
DK31.05.2023
EE31.05.2023
ES31.05.2023
FI31.05.2023
HR31.05.2023
LT31.05.2023
LV31.05.2023
MC31.05.2023
PL31.05.2023
RO31.05.2023
RS31.05.2023
SE31.05.2023
SK31.05.2023
SM31.05.2023
LU22.06.2023
NO31.08.2023
GR01.09.2023
IS30.09.2023
PT02.10.2023
Former [2024/14]AT31.05.2023
CZ31.05.2023
DK31.05.2023
EE31.05.2023
ES31.05.2023
FI31.05.2023
HR31.05.2023
LT31.05.2023
LV31.05.2023
MC31.05.2023
PL31.05.2023
RO31.05.2023
RS31.05.2023
SE31.05.2023
SK31.05.2023
SM31.05.2023
NO31.08.2023
GR01.09.2023
IS30.09.2023
PT02.10.2023
Former [2024/10]AT31.05.2023
CZ31.05.2023
DK31.05.2023
EE31.05.2023
ES31.05.2023
FI31.05.2023
HR31.05.2023
LT31.05.2023
LV31.05.2023
PL31.05.2023
RO31.05.2023
RS31.05.2023
SE31.05.2023
SK31.05.2023
SM31.05.2023
NO31.08.2023
GR01.09.2023
IS30.09.2023
PT02.10.2023
Former [2024/08]AT31.05.2023
ES31.05.2023
FI31.05.2023
HR31.05.2023
LT31.05.2023
LV31.05.2023
PL31.05.2023
RS31.05.2023
SE31.05.2023
SK31.05.2023
SM31.05.2023
NO31.08.2023
GR01.09.2023
IS30.09.2023
Former [2024/03]AT31.05.2023
ES31.05.2023
FI31.05.2023
HR31.05.2023
LT31.05.2023
LV31.05.2023
PL31.05.2023
RS31.05.2023
SE31.05.2023
NO31.08.2023
GR01.09.2023
IS30.09.2023
Former [2024/01]AT31.05.2023
ES31.05.2023
HR31.05.2023
LT31.05.2023
LV31.05.2023
PL31.05.2023
RS31.05.2023
SE31.05.2023
NO31.08.2023
GR01.09.2023
IS30.09.2023
Former [2023/51]AT31.05.2023
ES31.05.2023
HR31.05.2023
PL31.05.2023
RS31.05.2023
SE31.05.2023
NO31.08.2023
GR01.09.2023
IS30.09.2023
Former [2023/50]AT31.05.2023
ES31.05.2023
PL31.05.2023
SE31.05.2023
NO31.08.2023
GR01.09.2023
IS30.09.2023
Former [2023/48]AT31.05.2023
ES31.05.2023
SE31.05.2023
NO31.08.2023
Former [2023/46]ES31.05.2023
Documents cited:Search[Y]JPS63253425  (NIPPON ELECTRIC IC MICROCOMPUT) [Y] 1-12 * figure 1 * * figure 4 *;
 [A]US2010057971  (KAO ROM-SHEN [US]) [A] 1-12 * paragraph [0019] - paragraph [0021]; figure 4 *;
 [Y]KR20190119489  (SAMSUNG ELECTRONICS CO LTD [KR]) [Y] 1-12 * paragraph [0011] - paragraph [0020]; figure 1 * * paragraph [0021] - paragraph [0033]; figure 2 * * paragraph [0035] - paragraph [0053]; figure 3 * * paragraph [0059] - paragraph [0064]; figure 6 * * paragraph [0076] - paragraph [0079]; figure 10 * * paragraph [0089] - paragraph [0100]; figure 13 * * paragraph [0126] - paragraph [0152]; figure 23 *;
 [A]  - Holdsworth Brain ET AL, "Digital Logic Design Fourth edition", Great Britain, ISBN 0750645882, (20020101), pages 1 - 519, URL: https://www.elsevier.com/, (20220110), XP055876954 [A] 1-12 * page 94 - page 95; figure 4.21a *
 [A]  - MIRCEA R STAN, "Bus-invert coding for low-power I/O", IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, IEEE SERVICE CENTER, PISCATAWAY, NJ, USA, (19950301), vol. 3, no. 1, doi:10.1109/92.365453, ISSN 1063-8210, pages 49 - 58, XP002302253 [A] 1-12 * the whole document *

DOI:   http://dx.doi.org/10.1109/92.365453
 [A]  - Steinbach Bernd, "Recent Progress in the Boolean Domain", (20130925), pages 1 - 454, URL: https://www.tau.ac.il/~ilia1/publications/rpbd_book.pdf, (20220108), XP055876930 [A] 1-12 * page 204 - page 205 *
International search[Y]US6456545  (NEGISHI TATSUYA [JP]) [Y] 1-5, 9-12 * description, paragraphs [0056]-[0071], and figures 3-4 *;
 [Y]CN1838316  (INFINEON TECHNOLOGIES AG [DE]) [Y] 1-5, 9-12 * description page 8 last line to page 19 last line, figures 7-20 *;
 [A]CN104425005  (SK HYNIX INC) [A] 1-12 * entire document *;
 [A]US2015363260  (HOLLIS TIMOTHY M [US]) [A] 1-12* entire document *
The EPO accepts no responsibility for the accuracy of data originating from other authorities; in particular, it does not guarantee that it is complete, up to date or fit for specific purposes.