blank Quick help
blank Maintenance news

Scheduled maintenance

Regular maintenance outages:
between 05.00 and 05.15 hrs CET (Monday to Sunday).

Other outages
Availability
Register Forum

2022.02.11

More...
blank News flashes

News flashes

New version of the European Patent Register - SPC information for Unitary Patents.

2024-03-06

More...
blank Related links

Extract from the Register of European Patents

EP About this file: EP4195576

EP4195576 - CLOCK AND DATA RECOVERY CIRCUIT FROM AN N-PULSE AMPLITUDE MODULATION SIGNAL [Right-click to bookmark this link]
StatusRequest for examination was made
Status updated on  22.12.2023
Database last updated on 12.07.2024
FormerThe application has been published
Status updated on  12.05.2023
Most recent event   Tooltip03.01.2024New entry: Renewal fee paid 
Applicant(s)For all designated states
IHP GmbH - Innovations for High Performance Microelectronics / Leibniz-Institut für innovative Mikroelektronik
Im Technologiepark 25
15236 Frankfurt (Oder) / DE
[2023/24]
Inventor(s)01 / Fatemi, Adel
15236 Frankfurt (Oder) / DE
02 / Malignaggi, Andrea
15236 Frankfurt (Oder) / DE
 [2023/24]
Representative(s)Eisenführ Speiser
Patentanwälte Rechtsanwälte PartGmbB
Stralauer Platz 34
10243 Berlin / DE
[2023/24]
Application number, filing date21214163.413.12.2021
[2023/24]
Filing languageEN
Procedural languageEN
PublicationType: A1 Application with search report 
No.:EP4195576
Date:14.06.2023
Language:EN
[2023/24]
Search report(s)(Supplementary) European search report - dispatched on:EP27.05.2022
ClassificationIPC:H04L7/033, H04L25/49
[2023/24]
CPC:
H04L7/0334 (EP); H03L7/0807 (US); H03L7/0814 (US);
H03L7/0991 (US); H04L25/4917 (EP)
Designated contracting statesAL,   AT,   BE,   BG,   CH,   CY,   CZ,   DE,   DK,   EE,   ES,   FI,   FR,   GB,   GR,   HR,   HU,   IE,   IS,   IT,   LI,   LT,   LU,   LV,   MC,   MK,   MT,   NL,   NO,   PL,   PT,   RO,   RS,   SE,   SI,   SK,   SM,   TR [2024/04]
Former [2023/24]AL,  AT,  BE,  BG,  CH,  CY,  CZ,  DE,  DK,  EE,  ES,  FI,  FR,  GB,  GR,  HR,  HU,  IE,  IS,  IT,  LI,  LT,  LU,  LV,  MC,  MK,  MT,  NL,  NO,  PL,  PT,  RO,  RS,  SE,  SI,  SK,  SM,  TR 
Extension statesBANot yet paid
MENot yet paid
Validation statesKHNot yet paid
MANot yet paid
MDNot yet paid
TNNot yet paid
TitleGerman:TAKT- UND DATENRÜCKGEWINNUNGSSCHALTUNG AUS EINEM N-PULSAMPLITUDENMODULATIONSSIGNAL[2023/24]
English:CLOCK AND DATA RECOVERY CIRCUIT FROM AN N-PULSE AMPLITUDE MODULATION SIGNAL[2023/24]
French:CIRCUIT DE RÉCUPÉRATION D'HORLOGE ET DE DONNÉES À PARTIR D'UN SIGNAL DE MODULATION D'AMPLITUDE À N IMPULSIONS[2023/24]
Examination procedure12.12.2023Amendment by applicant (claims and/or description)
14.12.2023Examination requested  [2024/04]
14.12.2023Date on which the examining division has become responsible
Fees paidRenewal fee
02.01.2024Renewal fee patent year 03
Opt-out from the exclusive  Tooltip
competence of the Unified
Patent Court
See the Register of the Unified Patent Court for opt-out data
Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court.
Documents cited:Search[A]US2003165208  (CARTER ANDREW [US], et al) [A] 1-11 * paragraph [0001] * * paragraph [0007] * * paragraph [0023] * * paragraph [0029] * * paragraph [0033] * * paragraph [0035] - paragraph [0036] * * paragraph [0039] - paragraph [0041] ** figures 3-7,11 *;
 [A]  - F.A. MUSA ET AL, "Clock recovery in high-speed multilevel serial links", PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2003. ISCAS 2003, (20030101), vol. 5, doi:10.1109/ISCAS.2003.1206313, ISBN 978-0-7803-7761-5, pages V - 449, XP055326995 [A] 1-11 * abstract * * page 1 - page 2 * * figures 1-5 *

DOI:   http://dx.doi.org/10.1109/ISCAS.2003.1206313
 [A]  - STOJANOVIC N ET AL, "Timing recovery in high-speed PAM-4 transmission systems", 2016 24TH TELECOMMUNICATIONS FORUM (TELFOR), IEEE, (20161122), doi:10.1109/TELFOR.2016.7818937, pages 1 - 4, XP033045146 [A] 1-11 * abstract * * page 1, col. 1, last paragraph * * page 1, col. 2, first and third paragraphs * * page 2, col. 2, last paragraph * * figures 1,3 *

DOI:   http://dx.doi.org/10.1109/TELFOR.2016.7818937
by applicantWO2017182082
    - A. FATEMIG. KAHMENA. MALIGNAGGI, "A 96-Gb/s PAM-4 Receiver Using Time-Interleaved Converters in 130-nm SiGe BiCMOS", IEEE Solid-State Circuits Letters,, (20210000), vol. 4, doi:10.1109/LSSC.2021.3059254, pages 60 - 63, XP011843313

DOI:   http://dx.doi.org/10.1109/LSSC.2021.3059254
The EPO accepts no responsibility for the accuracy of data originating from other authorities; in particular, it does not guarantee that it is complete, up to date or fit for specific purposes.