blank Quick help
blank Maintenance news

Scheduled maintenance

Regular maintenance outages:
between 05.00 and 05.15 hrs CET (Monday to Sunday).

Other outages
Availability

2022.02.11

More...
blank News flashes

News Flashes

New version of the European Patent Register – SPC proceedings information in the Unitary Patent Register.

2024-07-24

More...
blank Related links

Extract from the Register of European Patents

EP About this file: EP0180255

EP0180255 - Semiconductor device comprising a bipolar transistor and an insulated-gate FET [Right-click to bookmark this link]
StatusNo opposition filed within time limit
Status updated on  20.12.1990
Database last updated on 14.09.2024
Most recent event   Tooltip20.12.1990No opposition filed within time limitpublished on 06.02.1991 [1991/06]
Applicant(s)For:GB 
PHILIPS ELECTRONICS UK LIMITED
420-430 London Road
Croydon CR9 3QR / GB
For:DE  FR  IT  NL 
Koninklijke Philips Electronics N.V.
Groenewoudseweg 1
5621 BA Eindhoven / NL
[N/P]
Former [1986/19]For:GB 
PHILIPS ELECTRONICS UK LIMITED
420-430 London Road
Croydon CR9 3QR / GB
For:DE  FR  IT  NL 
Philips Electronics N.V.
Groenewoudseweg 1
NL-5621 BA Eindhoven / NL
Inventor(s)01 / Coe, David James
c/o Philips Research Laboratories
Redhill Surrey RH1 5HA / GB
[1986/19]
Representative(s)Stevens, Brian Thomas, et al
Philips Electronics UK Limited Patents and Trade Marks Department Cross Oak Lane
Redhill, Surrey RH1 5HA / GB
[1989/05]
Former [1988/10]Stevens, Brian Thomas
PHILIPS ELECTRONICS Patents and Trade Marks Department Centre Point New Oxford Street
London WC1A 1QJ / GB
Former [1986/19]Stevens, Brian Thomas
Philips Electronics UK Limited Patents and Trade Marks Department Cross Oak Lane
Redhill, Surrey RH1 5HA / GB
Application number, filing date85201381.203.09.1985
[1986/19]
Priority number, dateGB1984002369019.09.1984         Original published format: GB 8423690
[1986/19]
Filing languageEN
Procedural languageEN
PublicationType: A2 Application without search report 
No.:EP0180255
Date:07.05.1986
Language:EN
[1986/19]
Type: A3 Search report 
No.:EP0180255
Date:20.11.1986
Language:EN
[1986/47]
Type: B1 Patent specification 
No.:EP0180255
Date:28.02.1990
Language:EN
[1990/09]
Search report(s)(Supplementary) European search report - dispatched on:EP30.09.1986
ClassificationIPC:H01L27/06
[1986/19]
CPC:
H01L27/0716 (EP,US); H03K17/567 (EP,US)
Designated contracting statesDE,   FR,   GB,   IT,   NL [1986/19]
TitleGerman:Halbleiteranordnung mit einem Bipolar-Transistor und mit einem FET mit isolierendem Gate[1986/19]
English:Semiconductor device comprising a bipolar transistor and an insulated-gate FET[1986/19]
French:Dispositif semi-conducteur comprenant un transistor bipolaire et un FET à grille isolée[1986/19]
Examination procedure09.04.1987Examination requested  [1987/25]
22.06.1989Despatch of communication of intention to grant (Approval: No)
20.07.1989Despatch of communication of intention to grant (Approval: later approval)
08.08.1989Communication of intention to grant the patent
09.11.1989Fee for grant paid
09.11.1989Fee for publishing/printing paid
Opposition(s)29.11.1990No opposition filed within time limit [1991/06]
Fees paidRenewal fee
21.09.1987Renewal fee patent year 03
22.08.1988Renewal fee patent year 04
27.09.1989Renewal fee patent year 05
Opt-out from the exclusive  Tooltip
competence of the Unified
Patent Court
See the Register of the Unified Patent Court for opt-out data
Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court.
Documents cited:Search[A]JP5773964  ;
 [A]EP0118336  (FAIRCHILD CAMERA INSTR CO [US]);
 [A]FR2524711  (GEN ELECTRIC [US])
 [A]  - IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, Washington, DC, US, 5th-7th December 1983, pages 59-62, IEEE, New York, US; F. WALCZYK et al.: "A merged CMOS/bipolar VLSI process"
 [A]  - PATENTS ABSTRACTS OF JAPAN, vol. 6, no. 151 (E-124)[1029], 11th August 1982; & JP - A - 57 73 964 (OKI DENKI KOGYO K.K.) 08-05-1982, & JP5773964 A 00000000
 [A]  - ELEKTRONIK, vol. 31, no. 10, 8th October 1982, pages 71-75, Munich, DE; B.R. PELLY: "Leistungshalbleiter - ein Überblick"
The EPO accepts no responsibility for the accuracy of data originating from other authorities; in particular, it does not guarantee that it is complete, up to date or fit for specific purposes.