blank Quick help
blank Maintenance news

Scheduled maintenance

Regular maintenance outages:
between 05.00 and 05.15 hrs CET (Monday to Sunday).

Other outages
Availability
Register Forum

2022.02.11

More...
blank News flashes

News flashes

New version of the European Patent Register - SPC information for Unitary Patents.

2024-03-06

More...
blank Related links

Extract from the Register of European Patents

EP About this file: EP0535701

EP0535701 - Architecture and method for combining static cache memory and dynamic main memory on the same chip (CDRAM) [Right-click to bookmark this link]
StatusThe application is deemed to be withdrawn
Status updated on  21.04.1994
Database last updated on 22.05.2024
Most recent event   Tooltip15.03.1995Change - representativepublished on 03.05.1995 [1995/18]
Applicant(s)For all designated states
STANDARD MICROSYSTEMS CORPORATION
80 Arkay Drive, P.O. Box 18047 Hauppauge
New York 11788-8847 / US
[N/P]
Former [1993/14]For all designated states
STANDARD MICROSYSTEMS CORPORATION
80 Arkay Drive
Hauppauge, New York 11788 / US
Inventor(s)01 / Wanlass, Frank M.
540 Dawn Drive
Sunnyvale, California 94087 / US
[1993/14]
Representative(s)Blumbach · Zinngrebe Patentanwälte PartG mbB
Alexandrastraße 5
65187 Wiesbaden / DE
[N/P]
Former [1995/18]Blumbach, Kramer & Partner
Patentanwälte, Sonnenberger Strasse 100
D-65193 Wiesbaden / DE
Former [1993/14]Blumbach Weser Bergen Kramer Zwirner Hoffmann Patentanwälte
Sonnenberger Strasse 100
D-65193 Wiesbaden / DE
Application number, filing date92116915.702.10.1992
[1993/14]
Priority number, dateUS1991077064103.10.1991         Original published format: US 770641
[1993/14]
Filing languageEN
Procedural languageEN
PublicationType: A1 Application with search report 
No.:EP0535701
Date:07.04.1993
Language:EN
[1993/14]
Search report(s)(Supplementary) European search report - dispatched on:EP18.01.1993
ClassificationIPC:G06F12/08
[1993/14]
CPC:
G06F12/0893 (EP)
Designated contracting statesBE,   DE,   DK,   ES,   FR,   GB,   GR,   IT,   LU,   NL,   PT [1993/14]
TitleGerman:Architektur und Verfahren zum Kombinieren eines statischen Cache-Speichers und eines dynamischen Hauptspeichers auf dem gleichen Chip (CDRAM)[1993/14]
English:Architecture and method for combining static cache memory and dynamic main memory on the same chip (CDRAM)[1993/14]
French:Architecture et procédé pour combiner une antémémoire statique et une mémoire principale dynamique sur la même puce (CDRAM)[1993/14]
File destroyed:03.09.2001
Examination procedure08.10.1993Application deemed to be withdrawn, date of legal effect  [1994/23]
12.01.1994Despatch of communication that the application is deemed to be withdrawn, reason: examination fee not paid in time  [1994/23]
Opt-out from the exclusive  Tooltip
competence of the Unified
Patent Court
See the Register of the Unified Patent Court for opt-out data
Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court.
Documents cited:Search[X]DE4110173  (MITSUBISHI ELECTRIC CORP [JP]);
 [Y]US4317168  (MESSINA BENEDICTO U, et al)
The EPO accepts no responsibility for the accuracy of data originating from other authorities; in particular, it does not guarantee that it is complete, up to date or fit for specific purposes.