-
EP0595195
European procedure
- EP About this file
- EP Legal status
- EP Federated register
- EP Event history
- EP Citations
- EP Patent family
- EP All documents
Extract from the Register of European Patents
EP About this file: EP0595195
| EP0595195 - Chip select speedup circuit for a memory [Right-click to bookmark this link] | Status | The application has been withdrawn Status updated on 01.11.1996 Database last updated on 15.06.2024 | Most recent event Tooltip | 19.12.1996 | Change - applicant | published on 05.02.1997 [1997/06] | Applicant(s) | For all designated states International Business Machines Corporation New Orchard Road Armonk, NY 10504 / US | [N/P] |
| Former [1997/06] | For all designated states International Business Machines Corporation Old Orchard Road Armonk, N.Y. 10504 / US | ||
| Former [1994/18] | For all designated states INTERNATIONAL BUSINESS MACHINES CORPORATION Old Orchard Road Armonk, N.Y. 10504 / US | Inventor(s) | 01 /
Ciraula, Michael K. 8515 Stonewall Road Manassas, VA 22110 / US | 02 /
Durham, Christopher M. 14300 Tandem Blvd.,No.112 Austin, TX 78728 / US | 03 /
Jallice, Derwin L. 1500 Farsta Court Reston, VA 22090 / US | [1994/18] | Representative(s) | Schäfer, Wolfgang IBM Deutschland Informationssysteme GmbH Patentwesen und Urheberrecht 70548 Stuttgart / DE | [N/P] |
| Former [1994/38] | Schäfer, Wolfgang, Dipl.-Ing. IBM Deutschland Informationssysteme GmbH Patentwesen und Urheberrecht D-70548 Stuttgart / DE | ||
| Former [1994/18] | Mönig, Anton, Dipl.-Ing. IBM Deutschland Informationssysteme GmbH, Patentwesen und Urheberrecht D-70548 Stuttgart / DE | Application number, filing date | 93117048.4 | 21.10.1993 | [1994/18] | Priority number, date | US19920967366 | 28.10.1992 Original published format: US 967366 | [1994/18] | Filing language | EN | Procedural language | EN | Publication | Type: | A2 Application without search report | No.: | EP0595195 | Date: | 04.05.1994 | Language: | EN | [1994/18] | Type: | A3 Search report | No.: | EP0595195 | Date: | 05.10.1994 | Language: | EN | [1994/40] | Search report(s) | (Supplementary) European search report - dispatched on: | EP | 19.08.1994 | Classification | IPC: | G11C8/00 | [1994/18] | CPC: |
G11C8/18 (EP,US)
| Designated contracting states | DE, FR, GB [1994/18] | Title | German: | Chipwahl Beschleunigungsschaltung für Speicher | [1994/18] | English: | Chip select speedup circuit for a memory | [1994/18] | French: | Circuit d'accélération de sélection de puce pour mémoire | [1994/18] | File destroyed: | 20.04.2002 | Examination procedure | 19.08.1994 | Examination requested [1994/42] | 29.10.1996 | Application withdrawn by applicant [1996/51] | Fees paid | Renewal fee | 24.10.1995 | Renewal fee patent year 03 |
| Opt-out from the exclusive Tooltip competence of the Unified Patent Court | See the Register of the Unified Patent Court for opt-out data | ||
| Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court. | Documents cited: | Search | [A]FR2578085 (MITSUBISHI ELECTRIC CORP [JP]) [A] 1-3 * abstract * * page 5, line 30 - page 8, line 8; figure 3 *; | [A]US4630239 (REED PAUL A [US], et al) [A] 1-3 * column A * * column 5, line 26 - column 8, line 3; figures 5-7 * | [A] - "CHIP ENABLE ACCESS SPEED UP CIRCUIT FOR ASYNCHRONOUS SRAM", IBM TECHNICAL DISCLOSURE BULLETIN., NEW YORK US, (198810), vol. 31, no. 5, pages 335 - 336 [A] 1-3 * the whole document * |