-
EP0655679
European procedure
Extract from the Register of European Patents
EP About this file: EP0655679
| EP0655679 - Method and apparatus for controlling instruction in pipeline processor [Right-click to bookmark this link] | Status | No opposition filed within time limit Status updated on 06.12.2002 Database last updated on 11.04.2026 | Most recent event Tooltip | 06.12.2002 | No opposition filed within time limit | published on 22.01.2003 [2003/04] | Applicant(s) | For all designated states FUJITSU LIMITED 1015, Kamikodanaka, Nakahara-ku Kawasaki-shi Kanagawa 211 / JP | [N/P] |
| Former [1995/22] | For all designated states FUJITSU LIMITED 1015, Kamikodanaka, Nakahara-ku Kawasaki-shi, Kanagawa 211 / JP | Inventor(s) | 01 /
Inoue, Aiichiro, c/o Fujitsu Limited 1015 Kamikodanaka, Nakahara-ku Kawasaki-shi, Kanagawa 211 / JP | [1995/22] | Representative(s) | Billington, Lawrence Emlyn, et al Haseltine Lake LLP Lincoln House, 5th Floor 300 High Holborn London WC1V 7JH / GB | [N/P] |
| Former [1995/22] | Billington, Lawrence Emlyn, et al HASELTINE LAKE & CO Hazlitt House 28 Southampton Buildings Chancery Lane London WC2A 1AT / GB | Application number, filing date | 94306879.1 | 20.09.1994 | [1995/22] | Priority number, date | JP19930296940 | 26.11.1993 Original published format: JP 29694093 | [1995/22] | Filing language | EN | Procedural language | EN | Publication | Type: | A2 Application without search report | No.: | EP0655679 | Date: | 31.05.1995 | Language: | EN | [1995/22] | Type: | A3 Search report | No.: | EP0655679 | Date: | 28.06.1995 | Language: | EN | [1995/26] | Type: | B1 Patent specification | No.: | EP0655679 | Date: | 30.01.2002 | Language: | EN | [2002/05] | Search report(s) | (Supplementary) European search report - dispatched on: | EP | 15.05.1995 | Classification | IPC: | G06F9/38 | [1995/22] | CPC: |
G06F9/3806 (EP,US)
| Designated contracting states | DE, FR, GB [1995/22] | Title | German: | Verfahren und Vorrichtung zur Befehlsteuerung in einem Pipelineprozessor | [1995/22] | English: | Method and apparatus for controlling instruction in pipeline processor | [1995/22] | French: | Procédé et dispositif pour commande d'instructions dans un processeur en pipeline | [1995/22] | Examination procedure | 21.12.1995 | Examination requested [1996/08] | 02.06.1999 | Despatch of a communication from the examining division (Time limit: M04) | 06.10.1999 | Reply to a communication from the examining division | 11.02.2000 | Despatch of a communication from the examining division (Time limit: M06) | 14.08.2000 | Reply to a communication from the examining division | 02.05.2001 | Despatch of communication of intention to grant (Approval: Yes) | 19.07.2001 | Communication of intention to grant the patent | 15.10.2001 | Fee for grant paid | 15.10.2001 | Fee for publishing/printing paid | Opposition(s) | 31.10.2002 | No opposition filed within time limit [2003/04] | Fees paid | Renewal fee | 26.09.1996 | Renewal fee patent year 03 | 23.09.1997 | Renewal fee patent year 04 | 25.09.1998 | Renewal fee patent year 05 | 22.09.1999 | Renewal fee patent year 06 | 25.09.2000 | Renewal fee patent year 07 | 26.09.2001 | Renewal fee patent year 08 |
| Opt-out from the exclusive Tooltip competence of the Unified Patent Court | See the Register of the Unified Patent Court for opt-out data | ||
| Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court. | Documents cited: | Search | [Y] EP0109655 (NEC CORP et al.) [Y] 1-3,6-12 * the whole document * | [Y] EP0402524 (NEC CORP et al.) [Y] 1-3 * column 4, line 6 - column 2, line 3 * | [Y] US4200927 (HUGHES JEFFREY F et al.) [Y] 6-12 * summary ; column 3, line 48 - column 4, line 27 ; column 5, lines 29-43 ; column * * 11, line 55 - column 12, line 46 ; column 13, line 34 - column 18, line 3 * | [A] WO9301545 (SEIKO EPSON CORP et al.) [A] 5,6,9-12 * pages 14-35 * | [A] EP0355069 (EVANS & SUTHERLAND COMPUTER CO et al.) [A] 4-6,9,11,12 * column 3, lines 20-35 ; column 3, line 55 - column 4, line 34; column 5, line 65 * * - column 6, line 11 * | Examination | EP0179245 | Reducing the Branch Penalty in Pipelined Processors, David J. Lilja, Computer, July 1988, No 7, New York, NY, USA |