-
EP0660524
European procedure
- EP About this file
- EP Legal status
- EP Federated register
- EP Event history
- EP Citations
- EP Patent family
- EP All documents
Extract from the Register of European Patents
EP About this file: EP0660524
| EP0660524 - Integrated exclusive-OR logic gate [Right-click to bookmark this link] | Status | The application is deemed to be withdrawn Status updated on 31.10.1997 Database last updated on 31.05.2024 | Most recent event Tooltip | 31.10.1997 | Application deemed to be withdrawn | published on 17.12.1997 [1997/51] | Applicant(s) | For all designated states BULL S.A. 68, route de Versailles, B.P. 45 78430 Louveciennes / FR | [N/P] |
| Former [1995/26] | For all designated states BULL S.A. 68, route de Versailles, B.P. 45 F-78430 Louveciennes / FR | Inventor(s) | 01 /
Paindaveine, Yves 19A, rue du Bois d'Apechau B-1440 Braine le Chateau / BE | 02 /
Bernstein, Pierre 20, rue du Camp Romain F-14480 Banville / FR | 03 /
Bedouani, Mohamed 62, rue Rieussec F-78220 Viroflay / FR | [1995/26] | Representative(s) | Denis, Hervé, et al BULL S.A. Département de la Propriété Intellectuelle PC:P4/079 rue Jean Jaurès BP 68 78340 Les Clayes-sous-Bois / FR | [N/P] |
| Former [1995/28] | Denis, Hervé, et al Direction de la Propriété Intellectuelle BULL SA, Poste courrier: LV59C18, 68 route de Versailles F-78430 Louveciennes / FR | ||
| Former [1995/26] | Denis, Hervé Direction de la Propriété Intellectuelle BULL SA, Poste courrier: LV59C18, 68 route de Versailles F-78430 Louveciennes / FR | Application number, filing date | 94402984.2 | 22.12.1994 | [1995/26] | Priority number, date | FR19930015632 | 24.12.1993 Original published format: FR 9315632 | [1995/26] | Filing language | FR | Procedural language | FR | Publication | Type: | A1 Application with search report | No.: | EP0660524 | Date: | 28.06.1995 | Language: | FR | [1995/26] | Search report(s) | (Supplementary) European search report - dispatched on: | EP | 07.04.1995 | Classification | IPC: | H03K19/21, H03K19/094 | [1995/26] | CPC: |
H03K19/09436 (EP);
H03K19/212 (EP);
H03K19/215 (EP)
| Designated contracting states | BE, CH, DE, ES, FR, GB, IT, LI, NL, SE [1995/26] | Title | German: | Integriertes logisches Exklusiv-Oder-Gatter | [1995/26] | English: | Integrated exclusive-OR logic gate | [1995/26] | French: | Porte logique OU-Exclusif intégrée | [1995/26] | Examination procedure | 20.04.1995 | Examination requested [1995/26] | 10.02.1997 | Despatch of a communication from the examining division (Time limit: M04) | 21.06.1997 | Application deemed to be withdrawn, date of legal effect [1997/51] | 21.07.1997 | Despatch of communication that the application is deemed to be withdrawn, reason: reply to the communication from the examining division not received in time [1997/51] | Fees paid | Penalty fee | Additional fee for renewal fee | 31.12.1996 | 03 M06 Not yet paid |
| Opt-out from the exclusive Tooltip competence of the Unified Patent Court | See the Register of the Unified Patent Court for opt-out data | ||
| Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court. | Documents cited: | Search | [XA]US3628000 (WEISS) [X] 1,9,10 * column 4, line 30 - column 5, line 22; figures 7-9 * [A] 2,3; | [A]WO9317500 (NORTHERN TELECOM LIMITED) [A] 1-3,9,10 * page 7, line 15 - page 8, line 9; figure 2 *; | [A]EP0199287 (DIGITAL EQUIPMENT CORP.) [A] 1,6-8 * figure 2 * | [A] - KATSU ET AL, "a source coupled fet logic _ a new current-mode approach to gaAs logic", IEEE TRANSACTIONS ON ELECTRON DEVICES, NEW YORK US, vol. ED-32, page 1114 [A] 1,6-8 * figure 6B * |