blank Quick help
blank Maintenance news

Scheduled maintenance

Regular maintenance outages:
between 05.00 and 05.15 hrs CET (Monday to Sunday).

Other outages
Availability
Register Forum

2022.02.11

More...
blank News flashes

News flashes

New version of the European Patent Register - SPC information for Unitary Patents.

2024-03-06

More...
blank Related links

Extract from the Register of European Patents

EP About this file: EP0772048

EP0772048 - Test means for printed circuits and/or flat assemblies [Right-click to bookmark this link]
StatusNo opposition filed within time limit
Status updated on  21.10.2000
Database last updated on 21.05.2024
Most recent event   Tooltip12.06.2009Change - representativepublished on 15.07.2009  [2009/29]
Applicant(s)For all designated states
ALCATEL
54, rue La Boétie
75008 Paris / FR
[N/P]
Former [1999/33]For all designated states
ALCATEL
54, rue La Boétie
75008 Paris / FR
Former [1997/19]For all designated states
KE KOMMUNIKATIONS-ELEKTRONIK GMBH & CO
Kabelkamp 20
D-30179 Hannover / DE
Inventor(s)01 / Keune, Andreas
Möhrenweg 8
D-29227 Celle / DE
02 / Kellermann, Uwe
Wilhelm-Blum-Strasse 24
D-30451 Hannover / DE
[1997/19]
Representative(s)Döring, Roger
Alcatel
Intellectual Property Department
Kabelkamp 20
30179 Hannover / DE
[N/P]
Former [2009/29]Döring, Roger
Alcatel Intellectual Property Department Kabelkamp 20
30179 Hannover / DE
Former [1997/19]Döring, Roger, Dipl.-Ing.
Patentassessor Kabelkamp 20
30179 Hannover / DE
Application number, filing date95117123.031.10.1995
[1997/19]
Filing languageDE
Procedural languageDE
PublicationType: A1 Application with search report 
No.:EP0772048
Date:07.05.1997
Language:DE
[1997/19]
Type: B1 Patent specification 
No.:EP0772048
Date:22.12.1999
Language:DE
[1999/51]
Search report(s)(Supplementary) European search report - dispatched on:EP03.04.1996
ClassificationIPC:G01R1/073
[1997/19]
CPC:
G01R1/07328 (EP,US)
Designated contracting statesCH,   DE,   DK,   GB,   IT,   LI [1997/19]
TitleGerman:Vorrichtung zum Prüfen von Leiterkarten und/oder Flachbaugruppen[1997/19]
English:Test means for printed circuits and/or flat assemblies[1997/19]
French:Dispositif de test de circuits imprimés et/ou des circuits plats[1997/19]
Examination procedure16.04.1996Examination requested  [1997/19]
04.12.1998Despatch of communication of intention to grant (Approval: Yes)
01.07.1999Communication of intention to grant the patent
07.07.1999Fee for grant paid
07.07.1999Fee for publishing/printing paid
Opposition(s)23.09.2000No opposition filed within time limit [2000/49]
Fees paidRenewal fee
29.09.1997Renewal fee patent year 03
18.09.1998Renewal fee patent year 04
14.09.1999Renewal fee patent year 05
Opt-out from the exclusive  Tooltip
competence of the Unified
Patent Court
See the Register of the Unified Patent Court for opt-out data
Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court.
Documents cited:Search[AD]DE3529207  (GENRAD GMBH) [AD] 1 * figure 2 *;
 [A]US5247249  (SEAVEY BRUCE A [US]) [A] 1 * figures 6,7 *
by applicantDE3529207
The EPO accepts no responsibility for the accuracy of data originating from other authorities; in particular, it does not guarantee that it is complete, up to date or fit for specific purposes.