-
EP0880180
European procedure
Extract from the Register of European Patents
EP About this file: EP0880180
| EP0880180 - Non-volatile semiconductor memory device with write circuit having a latch and a transfer gate [Right-click to bookmark this link] | Status | No opposition filed within time limit Status updated on 13.06.2003 Database last updated on 11.05.2024 | Most recent event Tooltip | 21.10.2005 | Lapse of the patent in a contracting state | published on 07.12.2005 [2005/49] | Applicant(s) | For all designated states NEC Corporation 7-1, Shiba 5-chome Minato-ku Tokyo 108-8001 / JP | [N/P] |
| Former [2002/32] | For all designated states NEC CORPORATION 7-1, Shiba 5-chome, Minato-ku Tokyo / JP | ||
| Former [1998/48] | For all designated states NEC CORPORATION 7-1, Shiba 5-chome Minato-ku Tokyo / JP | Inventor(s) | 01 /
Kobatake, Hiroyuki NEC Corporation, 7-1, Shiba 5-chome Minato-ku, Tokyo / JP | [1998/48] | Representative(s) | Glawe, Delfs, Moll Partnerschaft mbB von Patent- und Rechtsanwälten Postfach 26 01 62 80058 München / DE | [N/P] |
| Former [1998/48] | Glawe, Delfs, Moll & Partner Patentanwälte Postfach 26 01 62 80058 München / DE | Application number, filing date | 98109119.2 | 19.05.1998 | [1998/48] | Priority number, date | JP19970129999 | 20.05.1997 Original published format: JP 12999997 | [1998/48] | Filing language | EN | Procedural language | EN | Publication | Type: | A1 Application with search report | No.: | EP0880180 | Date: | 25.11.1998 | Language: | EN | [1998/48] | Type: | B1 Patent specification | No.: | EP0880180 | Date: | 07.08.2002 | Language: | EN | [2002/32] | Search report(s) | (Supplementary) European search report - dispatched on: | EP | 26.08.1998 | Classification | IPC: | G11C16/10, H01L27/115 | [2002/04] | CPC: |
G11C16/10 (EP,US);
G11C16/04 (KR)
|
| Former IPC [1998/48] | H01L27/115, G11C16/06 | Designated contracting states | DE, FR, GB [1999/31] |
| Former [1998/48] | AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LI, LU, MC, NL, PT, SE | Title | German: | Nichtflüchtige Speicherzellenanordnung mit einer Schreibschaltung mit Verriegelungschaltung und Übertragungstransistor | [2002/04] | English: | Non-volatile semiconductor memory device with write circuit having a latch and a transfer gate | [1998/48] | French: | Dispositif de mémoire à semi-conducteur non volatile comportant un circuit d'écriture ayant un circuit de verrouillage et une porte de transfert | [2002/04] |
| Former [1998/48] | Schreibschaltung mit Verriegelungschaltung und Übertragungstransistor in einer nichtflüchtigen Speicherzellenanordnung | ||
| Former [1998/48] | Mémoire à semiconducteur non volatile avec un circuit d'écriture ayant un circuit de verrouillage et une porte de transfert | Examination procedure | 02.09.1998 | Examination requested [1998/48] | 07.05.1999 | Despatch of a communication from the examining division (Time limit: M06) | 11.11.1999 | Reply to a communication from the examining division | 29.06.2000 | Despatch of a communication from the examining division (Time limit: M06) | 29.12.2000 | Reply to a communication from the examining division | 21.12.2001 | Despatch of communication of intention to grant (Approval: Yes) | 12.02.2002 | Communication of intention to grant the patent | 23.04.2002 | Fee for grant paid | 23.04.2002 | Fee for publishing/printing paid | Opposition(s) | 08.05.2003 | No opposition filed within time limit [2003/31] | Fees paid | Renewal fee | 19.05.2000 | Renewal fee patent year 03 | 21.05.2001 | Renewal fee patent year 04 | 21.05.2002 | Renewal fee patent year 05 |
| Opt-out from the exclusive Tooltip competence of the Unified Patent Court | See the Register of the Unified Patent Court for opt-out data | ||
| Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court. | Lapses during opposition Tooltip | FR | 07.08.2002 | [2005/49] | Documents cited: | Search | [YA]EP0459794 (NEC CORP [JP]) [Y] 11 * column 2, line 34 - column 2, line 44; figure 1 * * column 5, line 40 - column 7, line 23; figures 1,2 * [A] 1-16; | [YA]US5204839 (LEE WOONG-MU [US], et al) [Y] 11 * column 4, line 53 - column 4, line 56; figure 3 * * column 4, line 38 - column 6, line 24; figures 3,5 *[A] 1-16; | [XA]US5313420 (MASUOKA FUJIO [JP]) [X] 1-5,7,8,12,15 * column 5, line 14 - column 6, line 33; figures 1-3 * [A] 6,9-11,13,14,16 |