-
EP1158408
European procedure
Extract from the Register of European Patents
EP About this file: EP1158408
| EP1158408 - EEPROM memory comprising an error correction system [Right-click to bookmark this link] | Status | No opposition filed within time limit Status updated on 20.02.2004 Database last updated on 26.07.2024 | Most recent event Tooltip | 03.08.2007 | Lapse of the patent in a contracting state New state(s): IT | published on 05.09.2007 [2007/36] | Applicant(s) | For all designated states STMicroelectronics SA 29, Boulevard Romain Rolland F-92120 Montrouge / FR | [2003/10] |
| Former [2001/48] | For all designated states STMicroelectronics S.A. 29, Boulevard Romain Rolland 92120 Montrouge / FR | Inventor(s) | 01 /
La Rosa, Francesco "La Pinède" N 2, Quartier Tartanne 13790 Rousset / FR | [2001/48] | Representative(s) | Marchand, André Omnipat 610, chemin de Fabrègues 13510 Éguilles / FR | [N/P] |
| Former [2001/48] | Marchand, André OMNIPAT, 24 Place des Martyrs de la Résistance 13100 Aix-en-Provence / FR | Application number, filing date | 01430017.2 | 14.05.2001 | [2001/48] | Priority number, date | FR20000006254 | 17.05.2000 Original published format: FR 0006254 | [2001/48] | Filing language | FR | Procedural language | FR | Publication | Type: | A1 Application with search report | No.: | EP1158408 | Date: | 28.11.2001 | Language: | FR | [2001/48] | Type: | B1 Patent specification | No.: | EP1158408 | Date: | 16.04.2003 | Language: | FR | [2003/16] | Search report(s) | (Supplementary) European search report - dispatched on: | EP | 16.08.2001 | Classification | IPC: | G06F11/10, G11C16/10 | [2001/48] | CPC: |
G06F11/1068 (EP,US);
G11C16/10 (EP,US)
| Designated contracting states | DE, FR, GB, IT [2002/33] |
| Former [2001/48] | AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LI, LU, MC, NL, PT, SE, TR | Title | German: | EEPROM Speicher mit Fehlerkorrekturvorrichtung | [2001/48] | English: | EEPROM memory comprising an error correction system | [2001/48] | French: | Mémoire EEPROM comprenant un système de correction d'erreur | [2001/48] | Examination procedure | 27.04.2002 | Examination requested [2002/27] | 29.10.2002 | Communication of intention to grant the patent | 07.02.2003 | Fee for grant paid | 07.02.2003 | Fee for publishing/printing paid | Opposition(s) | 19.01.2004 | No opposition filed within time limit [2004/15] |
| Opt-out from the exclusive Tooltip competence of the Unified Patent Court | See the Register of the Unified Patent Court for opt-out data | ||
| Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court. | Lapses during opposition Tooltip | IT | 16.04.2003 | DE | 17.07.2003 | [2007/36] |
| Former [2004/23] | DE | 17.07.2003 | Documents cited: | Search | [A]JPH11328981 ; | [A]US5448578 (KIM JIN-KI [KR]) [A] 1-10 * the whole document *; | [A]US5765185 (LAMBRACHE EMIL [US], et al) [A] 1-10 * column 3, line 1 - line 60 * * figure 3 * | [A] - PATENT ABSTRACTS OF JAPAN, (20000229), vol. 2000, no. 02, & JP11328981 A 19991130 (MATSUSHITA ELECTRIC IND CO LTD) [A] 1-10 * abstract * |