-
EP1812878
European procedure
- EP About this file
- EP Legal status
- EP Federated register
- EP Event history
- EP Citations
- EP Patent family
- EP All documents
Extract from the Register of European Patents
EP About this file: EP1812878
| EP1812878 - ASSERTION GENERATING SYSTEM, PROGRAM THEREOF, CIRCUIT VERIFYING SYSTEM, AND ASSERTION GENERATING METHOD [Right-click to bookmark this link] | Status | The application has been refused Status updated on 27.04.2018 Database last updated on 02.09.2024 | Most recent event Tooltip | 27.04.2018 | Refusal of application | published on 30.05.2018 [2018/22] | Applicant(s) | For all designated states Ricoh Company, Ltd. 3-6, Nakamagome 1-chome Ohta-ku Tokyo 143-8555 / JP | [N/P] |
| Former [2007/31] | For all designated states Ricoh Company, Ltd 3-6 Nakamagome 1-chome Ohta-ku Tokyo 143-8555 / JP | Inventor(s) | 01 /
YAMADA, Takamitsu 37-8-1504, Yamashitacho, Naka-ku, Yokohama-shi Kanagawa 231-0023 / JP | [2007/31] | Representative(s) | J A Kemp LLP 80 Turnmill Street London EC1M 5QU / GB | [N/P] |
| Former [2009/50] | Leeming, John Gerard J.A. Kemp & Co. 14 South Square Gray's Inn London WC1R 5JJ / GB | ||
| Former [2007/31] | Leeming, John Gerard J.A. Kemp & Co. 14 South Square Gray's Inn GB-London WC1R 5JJ / GB | Application number, filing date | 05788142.7 | 21.09.2005 | [2007/31] | WO2005JP17921 | Priority number, date | JP20040286042 | 30.09.2004 Original published format: JP 2004286042 | [2007/31] | Filing language | EN | Procedural language | EN | Publication | Type: | A1 Application with search report | No.: | WO2006035854 | Date: | 21.09.2005 | Language: | EN | [1937/05] | Type: | A1 Application with search report | No.: | EP1812878 | Date: | 01.08.2007 | Language: | EN | The application published by WIPO in one of the EPO official languages on 21.09.2005 takes the place of the publication of the European patent application. | [2007/31] | Search report(s) | International search report - published on: | JP | 21.09.2005 | (Supplementary) European search report - dispatched on: | EP | 13.05.2008 | Classification | IPC: | G06F17/50 | [2007/31] | CPC: |
G06F30/33 (EP,US)
| Designated contracting states | DE, GB, IE [2008/02] |
| Former [2007/31] | AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LI, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR | Extension states | AL | Not yet paid | BA | Not yet paid | HR | Not yet paid | MK | Not yet paid | YU | Not yet paid | Title | German: | SETZUNGS-ERZEUGUNGSSYSTEM, PROGRAMM DAFÜR, SCHALTUNGSVERIFIKATIONSSYSTEM UND SETZUNGS-ERZEUGUNGSVERFAHREN | [2007/31] | English: | ASSERTION GENERATING SYSTEM, PROGRAM THEREOF, CIRCUIT VERIFYING SYSTEM, AND ASSERTION GENERATING METHOD | [2007/31] | French: | SYSTEME DE GENERATION D'ASSERTIONS, PROGRAMME ASSOCIE, SYSTEME DE VERIFICATION DE CIRCUITS ET PROCEDE DE GENERATIONS D'ASSERTIONS | [2007/31] | Entry into regional phase | 24.05.2006 | National basic fee paid | 24.05.2006 | Search fee paid | 24.05.2006 | Designation fee(s) paid | 24.05.2006 | Examination fee paid | Examination procedure | 24.05.2006 | Examination requested [2007/31] | 14.08.2008 | Despatch of a communication from the examining division (Time limit: M04) | 23.12.2008 | Reply to a communication from the examining division | 26.06.2013 | Despatch of a communication from the examining division (Time limit: M04) | 23.10.2013 | Reply to a communication from the examining division | 08.01.2018 | Cancellation of oral proceeding that was planned for 08.02.2018 | 11.01.2018 | Despatch of communication that the application is refused, reason: substantive examination [2018/22] | 21.01.2018 | Application refused, date of legal effect [2018/22] | 08.02.2018 | Date of oral proceedings (cancelled) | Divisional application(s) | The date of the Examining Division's first communication in respect of the earliest application for which a communication has been issued is 14.08.2008 | Fees paid | Renewal fee | 12.09.2007 | Renewal fee patent year 03 | 31.03.2008 | Renewal fee patent year 04 | 11.09.2009 | Renewal fee patent year 05 | 27.09.2010 | Renewal fee patent year 06 | 22.09.2011 | Renewal fee patent year 07 | 20.09.2012 | Renewal fee patent year 08 | 20.09.2013 | Renewal fee patent year 09 | 26.09.2014 | Renewal fee patent year 10 | 25.09.2015 | Renewal fee patent year 11 | 22.09.2016 | Renewal fee patent year 12 | 26.09.2017 | Renewal fee patent year 13 |
| Opt-out from the exclusive Tooltip competence of the Unified Patent Court | See the Register of the Unified Patent Court for opt-out data | ||
| Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court. | Documents cited: | Search | [X] - TransEDA Announces Industry-First Property Capture and Validation Product, (20030602), XP002993712 [X] 1-15 * the whole document * | [X] - BATSON B ET AL, "Linking Simulation with Formal Verification at a Higher Level", IEEE DESIGN & TEST OF COMPUTERS, IEEE SERVICE CENTER, NEW YORK, NY, US, (200406), vol. 21, no. 6, ISSN 0740-7475, pages 472 - 482, XP011122904 [X] 1-15 * pages 472-473 * * page 475, column 2 - page 476, column 1 * DOI: http://dx.doi.org/10.1109/MDT.2004.94 | [A] - "Property Specification Language Reference Manual Version 1.1", INTERNET CITATION, (200406), URL: http://www.eda.org/vfv/docs/PSL-v1.1.pdf, (20070214), XP002420071 [A] 1-15 * abstract * * pages 1-4 * | [A] - BALARIN F ET AL, "Logic of Constraints: A Quantitative Performance and Functional Constraint Formalism", IEEE TRANSACTIONS ON COMPUTER AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, IEEE SERVICE CENTER, PISCATAWAY, NJ, US, (200408), vol. 23, no. 8, ISSN 0278-0070, pages 1243 - 1255, XP011115304 [A] 1-15 * the whole document * DOI: http://dx.doi.org/10.1109/TCAD.2004.831575 | [A] - DATTA K ET AL, "Assertion based verification using HDVL", VLSI DESIGN, 2004. PROCEEDINGS. 17TH INTERNATIONAL CONFERENCE ON MUMBAI, INDIA 5-9 JAN. 2004, LOS ALAMITOS, CA, USA,IEEE COMPUT. SOC, US, (20040105), ISBN 0-7695-2072-3, pages 319 - 325, XP010679016 [A] 1-15 * abstract * DOI: http://dx.doi.org/10.1109/ICVD.2004.1260943 | [A] - PIXLEY C ET AL, "Functional verification 2003: technology, tools andmethodology", ASIC, 2003. PROCEEDINGS. 5TH INTERNATIONAL CONFERENCE ON OCT. 21-24, 2003, PISCATAWAY, NJ, USA,IEEE, (20031021), vol. 1, ISBN 0-7803-7889-X, pages 1 - 5, XP010689476 [A] 1-15 * abstract * DOI: http://dx.doi.org/10.1109/ICASIC.2003.1277478 | International search | [Y]JPH0749887 (TOSHIBA CORP); | [XP]JP2004326650 (RENESAS TECH CORP) | [Y] - "TransEDA Announces Industry-First Property Capture and Validation Product", (20030602), URL: http://www.transeda.com/news/vieuw.php?id=54&syear=2003, XP002993712 | by applicant | JP2000181933 | JP2000142918 | - PROPERTY SPECIFICATION LANGUAGE REFERENCE MANUAL, (20040609), URL: http://ww.eda.org/vfv/docs/PSL-vl.l.pdf |