EP1802097 - Image processing circuit and method for reducing noise [Right-click to bookmark this link] | Status | The application is deemed to be withdrawn Status updated on 06.07.2012 Database last updated on 03.09.2024 | Most recent event Tooltip | 06.07.2012 | Application deemed to be withdrawn | published on 08.08.2012 [2012/32] | Applicant(s) | For all designated states Fujitsu Microelectronics Limited 7-1, Nishi-Shinjuku 2-chome Shinjuku-ku Tokyo 163-0722 / JP | [2009/04] |
Former [2007/26] | For all designated states Fujitsu Ltd. 1-1, Kamikodanaka 4-chome, Nakahara-ku Kawasaki-shi, Kanagawa 211-8588 / JP | Inventor(s) | 01 /
Watarai, Yuji Fujitsu VLSI Limited 1844-2, Kozoji-cho 2-chome Kasugai-shi Aichi 487-0013 / JP | 02 /
Fukuoka, Tomohiro Fujitsu VLSI Limited 1844-2, Kozoji-cho 2-chome Kasugai-shi Aichi 487-0013 / JP | [2007/26] | Representative(s) | Hitching, Peter Matthew, et al Haseltine Lake LLP Lincoln House, 5th Floor 300 High Holborn London WC1V 7JH / GB | [N/P] |
Former [2007/26] | Hitching, Peter Matthew, et al Haseltine Lake Lincoln House 300 High Holborn London WC1V 7JH / GB | Application number, filing date | 06252656.1 | 22.05.2006 | [2007/26] | Priority number, date | JP20050366969 | 20.12.2005 Original published format: JP 2005366969 | [2007/26] | Filing language | EN | Procedural language | EN | Publication | Type: | A1 Application with search report | No.: | EP1802097 | Date: | 27.06.2007 | Language: | EN | [2007/26] | Search report(s) | (Supplementary) European search report - dispatched on: | EP | 02.04.2007 | Classification | IPC: | H04N1/409, G06T5/00, G06T5/20 | [2007/26] | CPC: |
H04N1/409 (EP,KR,US);
G06T5/20 (EP,KR,US);
G06T5/70 (EP,US);
H04N5/14 (KR);
G06T2207/20192 (EP,US)
| Designated contracting states | DE, FR, GB [2008/10] |
Former [2007/26] | AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LI, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR | Title | German: | Bildverarbeitungsschaltung und -verfahren zur Rauschverminderung | [2007/26] | English: | Image processing circuit and method for reducing noise | [2007/26] | French: | Circuit et procédé de traitement d'images pour la diminution de bruit | [2007/26] | Examination procedure | 19.12.2007 | Examination requested [2008/06] | 28.12.2007 | Amendment by applicant (claims and/or description) | 28.12.2007 | Loss of particular rights, legal effect: designated state(s) | 31.01.2008 | Despatch of communication of loss of particular rights: designated state(s) AT, BE, BG, CH, CY, CZ, DK, EE, ES, FI, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR | 30.04.2009 | Despatch of a communication from the examining division (Time limit: M06) | 11.11.2009 | Application deemed to be withdrawn, date of legal effect [2012/32] | 15.12.2009 | Despatch of communication that the application is deemed to be withdrawn, reason: reply to the communication from the examining division not received in time [2012/32] | Divisional application(s) | The date of the Examining Division's first communication in respect of the earliest application for which a communication has been issued is 30.04.2009 | Fees paid | Renewal fee | 17.03.2008 | Renewal fee patent year 03 | 28.05.2009 | Renewal fee patent year 04 | Penalty fee | Additional fee for renewal fee | 31.05.2010 | 05   M06   Not yet paid | 31.05.2011 | 06   M06   Not yet paid |
Opt-out from the exclusive Tooltip competence of the Unified Patent Court | See the Register of the Unified Patent Court for opt-out data | ||
Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court. | Documents cited: | Search | [X]US4827342 (OHTA HARUO [JP], et al) [X] 1,2,4-8,10 * column 1, line 21 - line 48; figure 1 * * column 4, line 65 - column 5, line 57; figures 4,7a,9 *; | [X]EP0422674 (TOSHIBA KK [JP], et al) [X] 1,2,7,8 * column 3, line 33 - column 4, line 28; figures 3,4 *; | [DA]JP2003259126 (SONY CORP) [DA] * abstract *; | [A]EP1489742 (MICRONAS GMBH [DE]) [A] * paragraph [0071] - paragraph [0072]; figure 10 * | Examination | - RAMPONI G; POLESEL A, "RATIONAL UNSHARP MASKING TECHNIQUE", JOURNAL OF ELECTRONIC IMAGING, SPIE / IS & T, (19980401), pages 333 - 338, XP000750389 DOI: http://dx.doi.org/10.1117/1.482649 |