blank Quick help
blank Maintenance news

Scheduled maintenance

Regular maintenance outages:
between 05.00 and 05.15 hrs CET (Monday to Sunday).

Other outages
Availability
Register Forum

2022.02.11

More...
blank News flashes

News Flashes

New version of the European Patent Register – SPC proceedings information in the Unitary Patent Register.

2024-07-24

More...
blank Related links

Extract from the Register of European Patents

EP About this file: EP4160487

EP4160487 - NEURAL NETWORK ACCELERATOR WITH A CONFIGURABLE PIPELINE [Right-click to bookmark this link]
StatusRequest for examination was made
Status updated on  06.10.2023
Database last updated on 24.08.2024
FormerThe application has been published
Status updated on  03.03.2023
Most recent event   Tooltip07.10.2023Amendment by applicant 
Applicant(s)For all designated states
Imagination Technologies Limited
Imagination House
Home Park Estate
Kings Langley, Hertfordshire WD4 8LZ / GB
[2023/14]
Inventor(s)01 / SANCHEZ, Javier
Kings Langley, WD4 8LZ / GB
02 / VINES, Alan
Kings Langley, WD4 8LZ / GB
 [2023/14]
Representative(s)Slingsby Partners LLP
1 Kingsway
London WC2B 6AN / GB
[2023/14]
Application number, filing date22199264.730.09.2022
[2023/14]
Priority number, dateGB2021001405230.09.2021         Original published format: GB 202114052
GB2021001404730.09.2021         Original published format: GB 202114047
GB2021001404930.09.2021         Original published format: GB 202114049
[2023/14]
Filing languageEN
Procedural languageEN
PublicationType: A1 Application with search report 
No.:EP4160487
Date:05.04.2023
Language:EN
[2023/14]
Search report(s)(Supplementary) European search report - dispatched on:EP20.02.2023
ClassificationIPC:G06N3/063, G06N3/045, G06N3/0464
[2023/14]
CPC:
G06N3/063 (EP,US); G06F9/5027 (US); G06N3/045 (EP);
G06N3/0464 (EP,US); G06N3/048 (US)
Designated contracting statesAL,   AT,   BE,   BG,   CH,   CY,   CZ,   DE,   DK,   EE,   ES,   FI,   FR,   GB,   GR,   HR,   HU,   IE,   IS,   IT,   LI,   LT,   LU,   LV,   MC,   MK,   MT,   NL,   NO,   PL,   PT,   RO,   RS,   SE,   SI,   SK,   SM,   TR [2023/45]
Former [2023/14]AL,  AT,  BE,  BG,  CH,  CY,  CZ,  DE,  DK,  EE,  ES,  FI,  FR,  GB,  GR,  HR,  HU,  IE,  IS,  IT,  LI,  LT,  LU,  LV,  MC,  MK,  MT,  NL,  NO,  PL,  PT,  RO,  RS,  SE,  SI,  SK,  SM,  TR 
Extension statesBANot yet paid
MENot yet paid
Validation statesKHNot yet paid
MANot yet paid
MDNot yet paid
TNNot yet paid
TitleGerman:BESCHLEUNIGER EINES NEURONALEN NETZES MIT KONFIGURIERBARER PIPELINE[2023/14]
English:NEURAL NETWORK ACCELERATOR WITH A CONFIGURABLE PIPELINE[2023/14]
French:ACCÉLÉRATEUR DE RÉSEAU NEURONAL AVEC PIPELINE CONFIGURABLE[2023/14]
Examination procedure05.10.2023Amendment by applicant (claims and/or description)
05.10.2023Examination requested  [2023/45]
05.10.2023Date on which the examining division has become responsible
Opt-out from the exclusive  Tooltip
competence of the Unified
Patent Court
See the Register of the Unified Patent Court for opt-out data
Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court.
Documents cited:Search[Y]  - WU NING ET AL, "A Reconfigurable Convolutional Neural Network-Accelerated Coprocessor Based on RISC-V Instruction Set", vol. 9, no. 6, doi:10.3390/electronics9061005, (20200616), pages 1 - 19, ELECTRONICS, URL: https://www.mdpi.com/2079-9292/9/6/1005/pdf?version=1592288494, (20220615), XP055931543 [Y] 1-15 * abstract; Sections 1 and 3-7;; figures 4-7,12-14 *

DOI:   http://dx.doi.org/10.3390/electronics9061005
 [Y]  - MARKUS NAGEL ET AL, "A White Paper on Neural Network Quantization", ARXIV.ORG, CORNELL UNIVERSITY LIBRARY, 201 OLIN LIBRARY CORNELL UNIVERSITY ITHACA, NY 14853, (20210615), XP081990169 [Y] 1-15 * abstract; Sections 1-3 and 5;; figures 2, 3, 4a *
 [A]  - RIVERA-ACOSTA MIGUEL ET AL, "Automatic Tool for Fast Generation of Custom Convolutional Neural Networks Accelerators for FPGA", vol. 8, no. 6, doi:10.3390/electronics8060641, (20190606), pages 1 - 17, ELECTRONICS, URL: https://www.mdpi.com/2079-9292/8/6/641/pdf?version=1559822230, (20220616), XP055931923 [A] 1-15 * abstract; Sections 1-6;; figures 6,7-14 *

DOI:   http://dx.doi.org/10.3390/electronics8060641
by applicantGB2552242
 GB2566702
 GB2568086
The EPO accepts no responsibility for the accuracy of data originating from other authorities; in particular, it does not guarantee that it is complete, up to date or fit for specific purposes.