Extract from the Register of European Patents

EP About this file: EP0013885

EP0013885 - Method of avoiding undesirable parity error signals during the parity check of a register array and parity check device for carrying out the method [Right-click to bookmark this link]
Former [1980/16]Parity check device for a register array
[1984/35]
StatusNo opposition filed within time limit
Status updated on  22.07.1985
Database last updated on 28.03.2026
Most recent event   Tooltip17.03.1989Lapse of the patent in a contracting statepublished on 03.05.1989 [1989/18]
Applicant(s)For all designated states
International Business Machines Corporation
New Orchard Road
Armonk, NY 10504 / US
[N/P]
Former [1980/16]For all designated states
International Business Machines Corporation
Old Orchard Road
Armonk, N.Y. 10504 / US
Inventor(s)01 / Jeremiah, Thomas Leo
1705 Creekview Drive
Round Rock, Texas 78664 / US
02 / Pezdirtz, Karl Frederick
R.D. 1, Box 375
Vestal, New York 13850 / US
[1980/16]
Representative(s)Lewit, Leonard
IBM Deutschland GmbH Schönaicher Strasse 220
D-7030 Böblingen / DE
[N/P]
Former [1980/16]Lewit, Leonard, Dipl.-Ing.
IBM Deutschland GmbH Schönaicher Strasse 220
D-7030 Böblingen / DE
Application number, filing date80100040.704.01.1980
[1980/16]
Priority number, dateUS1979000671226.01.1979         Original published format: US 6712
[1980/16]
Filing languageDE
Procedural languageDE
PublicationType: A2 Application without search report 
No.:EP0013885
Date:06.08.1980
Language:DE
[1980/16]
Type: A3 Search report 
No.:EP0013885
Date:01.04.1981
Language:DE
[1981/13]
Type: B1 Patent specification 
No.:EP0013885
Date:29.08.1984
Language:DE
[1984/35]
Search report(s)(Supplementary) European search report - dispatched on:EP30.01.1981
ClassificationIPC:G06F11/10, G11C29/00, H03K13/34, H04L1/10
[1981/14]
CPC:
G06F11/1008 (EP,US); G06F11/1076 (EP,US)
Former IPC [1981/13]G06F11/10, G11C29/00, H03K13/34
Former IPC [1980/16]G06F11/10, H03K13/34
Designated contracting statesAT,   CH,   DE,   FR,   GB [1980/16]
TitleGerman:Verfahren zur Vermeidung von unerwünschten Paritätsfehlersignalen bei der Paritätprüfung eines Registerfeldes und Paritätsprüfeinrichtung zur Durchführung des Verfahrens[1984/35]
English:Method of avoiding undesirable parity error signals during the parity check of a register array and parity check device for carrying out the method[1984/35]
French:Procédé d'élimination de signaux d'erreur de parité indésirables pendant la vérification de parité d'un ensemble de registres et dispositif de mise en oeuvre du dit procédé[1984/35]
Former [1980/16]Paritätsprüfeinrichtung für ein Registerfeld
Former [1980/16]Parity check device for a register array
Former [1980/16]Dispositif de contrôle de parité pour un tableau de registres
File destroyed:12.06.1999
Examination procedure14.07.1981Examination requested  [1981/38]
02.07.1982Despatch of a communication from the examining division (Time limit: M08)
04.03.1983Reply to a communication from the examining division
19.04.1983Despatch of a communication from the examining division (Time limit: M04)
30.07.1983Reply to a communication from the examining division
03.11.1983Despatch of communication of intention to grant (Approval: )
27.01.1984Communication of intention to grant the patent
12.04.1984Fee for grant paid
12.04.1984Fee for publishing/printing paid
Opposition(s)30.05.1985No opposition filed within time limit [1985/39]
Fees paidRenewal fee
19.01.1982Renewal fee patent year 03
21.01.1983Renewal fee patent year 04
26.01.1984Renewal fee patent year 05
Opt-out from the exclusive  Tooltip
competence of the Unified
Patent Court
See the Register of the Unified Patent Court for opt-out data
Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court.
Lapses during opposition  TooltipCH31.01.1985
[1989/18]
The EPO accepts no responsibility for the accuracy of data originating from other authorities; in particular, it does not guarantee that it is complete, up to date or fit for specific purposes.