blank Quick help
blank Maintenance news

Scheduled maintenance

Regular maintenance outages:
between 05.00 and 05.15 hrs CET (Monday to Sunday).

Other outages
Availability

2022.02.11

More...
blank News flashes

News Flashes

New version of the European Patent Register – SPC proceedings information in the Unitary Patent Register.

2024-07-24

More...
blank Related links

Extract from the Register of European Patents

EP About this file: EP0132297

EP0132297 - Chip topography for a MOS disk memory controller circuit [Right-click to bookmark this link]
StatusThe application is deemed to be withdrawn
Status updated on  25.10.1988
Database last updated on 02.11.2024
Most recent event   Tooltip07.07.2007Change - inventorpublished on 08.08.2007  [2007/32]
Applicant(s)For all designated states
Western Digital Corporation
2445 McCabe Way Irvine
California 92714 / US
[N/P]
Former [1985/05]For all designated states
Western Digital Corporation
2445 McCabe Way
Irvine California 92714 / US
Inventor(s)01 / Chung, Randall Morris
28192 Bluebell Drive
Laguna Niguel California 92677 / US
02 / Rossean, Larry Duane
6902 Bestel
Westminster California 92683 / US
[1985/05]
Representative(s)Hallam, Arnold Vincent, et al
Marks & Clerk LLP
Alpha Tower
Suffolk Street Queensway
Birmingham
B1 1TT / GB
[N/P]
Former [1985/05]Hallam, Arnold Vincent, et al
E.N. LEWIS & TAYLOR 144 New Walk
Leicester LE1 7JA / GB
Application number, filing date84304147.619.06.1984
[1985/05]
Priority number, dateUS1983050575420.06.1983         Original published format: US 505754
[1985/05]
Filing languageEN
Procedural languageEN
PublicationType: A2 Application without search report 
No.:EP0132297
Date:30.01.1985
Language:EN
[1985/05]
Type: A3 Search report 
No.:EP0132297
Date:21.10.1987
Language:EN
[1987/43]
Search report(s)(Supplementary) European search report - dispatched on:EP02.09.1987
ClassificationIPC:G06F3/06
[1985/05]
CPC:
G06F3/0601 (EP,US); G06F3/0673 (EP,US); Y10S257/923 (EP,US)
Designated contracting statesAT,   DE,   GB,   IT,   NL [1985/05]
TitleGerman:Chiptopographie für einen Plattenspeicher-MOS-Steuerschaltkreis[1985/05]
English:Chip topography for a MOS disk memory controller circuit[1985/05]
French:Topographie de puce pour un circuit de commande MOS de mémoire à disques[1985/05]
File destroyed:08.08.1994
Examination procedure22.04.1988Application deemed to be withdrawn, date of legal effect  [1988/50]
19.07.1988Despatch of communication that the application is deemed to be withdrawn, reason: examination fee not paid in time  [1988/50]
Fees paidRenewal fee
30.06.1986Renewal fee patent year 03
22.06.1987Renewal fee patent year 04
Penalty fee
Penalty fee Rule 85b EPC 1973
21.04.1988M02   Not yet paid
Opt-out from the exclusive  Tooltip
competence of the Unified
Patent Court
See the Register of the Unified Patent Court for opt-out data
Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court.
Documents cited:Search[A]US4287507  (JANES MICHAEL M, et al)
 [A]  - ELECTRONIC DESIGN, vol. 31, no. 9, April 1983, pages 175-182, Waseca, MN, Denville, NJUS; J.V. JAWORSK: "Flexible controller mates with popular winchester drives"
 [A]  - SIXTH EUROMICRO SYMPOSIUM ON MICROPROCESSING AND MICROPROGRAMMING, 16th - 18th September 1980, London, pages 321-327, Euromicro, North-Holland Publishing Company, LondonGB; J.M.C. ALVES MARQUES: "A multiprocessor architecture adapted to VLSI custom design"
 [A]  - MICROPROCESSORS, vol. 2, no. 3, June 1978, pages 147-149, IPC Business Press, GuildfordGB; D. RUSSELL: "Microprocessor system partitioning"
 [A]  - ELECTRONICS INTERNATIONAL, vol. 53, no. 2, 27th January 1981, pages 107-108, New YorkUS; J. HAYN et al.: "Strip architecture fits microcomputer into less silicon"
The EPO accepts no responsibility for the accuracy of data originating from other authorities; in particular, it does not guarantee that it is complete, up to date or fit for specific purposes.