blank Quick help
blank Maintenance news

Scheduled maintenance

Regular maintenance outages:
between 05.00 and 05.15 hrs CET (Monday to Sunday).

Other outages
Availability

2022.02.11

More...
blank News flashes

News Flashes

New version of the European Patent Register – SPC proceedings information in the Unitary Patent Register.

2024-07-24

More...
blank Related links

Extract from the Register of European Patents

EP About this file: EP0217284

EP0217284 - Sample-and-hold circuit [Right-click to bookmark this link]
StatusThe application has been refused
Status updated on  18.04.1991
Database last updated on 05.10.2024
Most recent event   Tooltip07.07.2007Change - inventorpublished on 08.08.2007  [2007/32]
Applicant(s)For all designated states
Kabushiki Kaisha Toshiba
72, Horikawa-cho, Saiwai-ku Kawasaki-shi
Kanagawa-ken 210-8572 / JP
For all designated states
Toshiba Micro-Computer Engineering Corporation
2-11, Higashida-cho Kawasaki-ku Kawasaki-shi
Kanagawa-ken / JP
[N/P]
Former [1987/15]For all designated states
KABUSHIKI KAISHA TOSHIBA
72, Horikawa-cho, Saiwai-ku
Kawasaki-shi, Kanagawa-ken 210, Tokyo / JP
For all designated states
Toshiba Micro-Computer Engineering Corporation
2-11, Higashida-cho Kawasaki-ku
Kawasaki-shi Kanagawa-ken / JP
Inventor(s)01 / Iida, Tetsuya c/o Patent Department
Kabushiki Kaisha Toshiba 1-1 Shibaura 1-chome
Minato-ku Tokyo 105 / JP
02 / Ikarashi, Takayoshi
2-7-10, Kirigaoka, Midori-ku
Yokohama-shi / JP
[1987/28]
Former [1987/15]01 / Iida, Tetsuya c/o Patent Department
Kabushiki Kaisha Toshiba 1-1 Shibaura 1-chome
Minato-ku Tokyo 105 / JP
02 / Ikarashi, Takayoshi c/o Patent Department
Kabushiki Kaisha Toshiba 1-1 Shibaura 1-chome
Minato-ku Tokyo 105 / JP
Representative(s)Henkel & Partner mbB
Patentanwaltskanzlei, Rechtsanwaltskanzlei
Maximiliansplatz 21
80333 München / DE
[N/P]
Former [1987/15]Henkel, Feiler, Hänzel & Partner
Möhlstrasse 37
D-81675 München / DE
Application number, filing date86113146.424.09.1986
[1987/15]
Priority number, dateJP1985021668930.09.1985         Original published format: JP 21668985
[1987/15]
Filing languageEN
Procedural languageEN
PublicationType: A2 Application without search report 
No.:EP0217284
Date:08.04.1987
Language:EN
[1987/15]
Type: A3 Search report 
No.:EP0217284
Date:29.06.1988
Language:EN
[1988/26]
Search report(s)(Supplementary) European search report - dispatched on:EP10.05.1988
ClassificationIPC:G11C27/02
[1987/15]
CPC:
G11C27/026 (EP,US)
Designated contracting statesDE,   FR,   GB,   IT [1987/15]
TitleGerman:Abtast- und Halteschaltung[1987/15]
English:Sample-and-hold circuit[1987/15]
French:Circuit d'échantillonnage et de maintien[1987/15]
Examination procedure21.10.1986Examination requested  [1987/15]
14.11.1988Despatch of a communication from the examining division (Time limit: M06)
12.05.1989Reply to a communication from the examining division
06.06.1989Despatch of a communication from the examining division (Time limit: M04)
06.10.1989Reply to a communication from the examining division
25.10.1989Despatch of a communication from the examining division (Time limit: M02)
29.12.1989Reply to a communication from the examining division
28.02.1990Despatch of communication that the application is refused, reason: substantive examination [1991/23]
31.01.1991Application refused, date of legal effect [1991/23]
Appeal following examination26.04.1990Appeal received No.  T0436/90
15.05.1990Statement of grounds filed
31.01.1991Result of appeal procedure: appeal of the applicant was rejected
31.01.1991Date of oral proceedings
04.02.1991Minutes of oral proceedings despatched
Fees paidRenewal fee
14.09.1988Renewal fee patent year 03
11.09.1989Renewal fee patent year 04
21.09.1990Renewal fee patent year 05
Opt-out from the exclusive  Tooltip
competence of the Unified
Patent Court
See the Register of the Unified Patent Court for opt-out data
Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court.
Documents cited:Search[Y]US4365204  (HAQUE YUSUF A)
 [Y]  - IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. SC-18, no. 6, December 1983, pages 716-722, IEEE, New York, US; R.J. VAN DE PLASSCHE et al.: "A monolithic high-speed sample-and-hold amplifier for digital audio"
 [Y]  - IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. SC-12, no. 6, December 1977, pages 592-599, IEEE, New York, US; J.T. CAVES et al.: "Sampled analog filtering using switched capacitors as resistor equivanlents"
 [Y]  - IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, San Francisco, 22nd-24th February 1984, vol. 27, conf. 31, pages 120,121, IEEE, New York, US; M. SATO et al.: "A CMOS CCD video delay line"
 [A]  - IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. SC-12, no. 6, December 1977, pages 600-608, IEEE, New York, US; B.J. HOSTICKA et al.: "MOS sampled data recursive filters using switched capacitor integrators"
 [A]  - THE ELECTONIC ENGINEER, vol. 26, no. 12, December 1967, pages 60-64; M. BURD et al.: "High performance sample and holds"
 [A]  - IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS PROCEEDINGS, Houston, 28th-30th April 1980, vol. 3, pages 1056-1060, IEEE, New York, US; P.E. ALLEN et al.: "MOS sampled-data amplifiers"
The EPO accepts no responsibility for the accuracy of data originating from other authorities; in particular, it does not guarantee that it is complete, up to date or fit for specific purposes.