-
EP0512685
European procedure
Extract from the Register of European Patents
EP About this file: EP0512685
| EP0512685 - Quadrature bus protocol for carrying out transactions in a computer system [Right-click to bookmark this link] | Status | No opposition filed within time limit Status updated on 27.10.2000 Database last updated on 02.11.2024 | Most recent event Tooltip | 27.10.2000 | No opposition filed within time limit | published on 13.12.2000 [2000/50] | Applicant(s) | For all designated states Hewlett-Packard Company 3000 Hanover Street Palo Alto, CA 94304-1112 / US | [N/P] |
| Former [1992/46] | For all designated states Hewlett-Packard Company 3000 Hanover Street Palo Alto, California 94304 / US | Inventor(s) | 01 /
Brockmann, Russell C. 3914 Sunlight Court Fort Collins, CO 80525 / US | 02 /
Johnson, Leith L. 2837 Eastborough Drive Fort Collins, CO 80525 / US | 03 /
Jaffe, William S. 5238 Apple Drive Fort Collins, CO 80525 / US | [1992/46] | Representative(s) | Colgan, Stephen James, et al CARPMAELS & RANSFORD 43 Bloomsbury Square London WC1A 2RA / GB | [N/P] |
| Former [1992/46] | Colgan, Stephen James, et al CARPMAELS & RANSFORD 43 Bloomsbury Square London WC1A 2RA / GB | Application number, filing date | 92303034.0 | 06.04.1992 | [1992/46] | Priority number, date | US19910694265 | 29.04.1991 Original published format: US 694265 | [1992/46] | Filing language | EN | Procedural language | EN | Publication | Type: | A1 Application with search report | No.: | EP0512685 | Date: | 11.11.1992 | Language: | EN | [1992/46] | Type: | B1 Patent specification | No.: | EP0512685 | Date: | 29.12.1999 | Language: | EN | [1999/52] | Search report(s) | (Supplementary) European search report - dispatched on: | EP | 24.08.1992 | Classification | IPC: | G06F12/08 | [1992/46] | CPC: |
G06F15/17 (EP,US);
G06F9/38 (KR);
G06F12/0831 (EP,US);
G06F13/368 (EP,US)
| Designated contracting states | DE, FR, GB [1992/46] | Title | German: | Quadraturbusprotokoll zum Ausführen von Transaktionen in einer Rechneranordnung | [1992/46] | English: | Quadrature bus protocol for carrying out transactions in a computer system | [1992/46] | French: | Protocole de bus en quadrature pour conduire des transactions dans un système d'ordinateur | [1992/46] | Examination procedure | 18.01.1993 | Examination requested [1993/11] | 02.11.1995 | Despatch of a communication from the examining division (Time limit: M08) | 10.06.1996 | Reply to a communication from the examining division | 10.07.1997 | Despatch of a communication from the examining division (Time limit: M06) | 13.01.1998 | Reply to a communication from the examining division | 15.02.1999 | Despatch of communication of intention to grant (Approval: Yes) | 23.06.1999 | Communication of intention to grant the patent | 12.07.1999 | Fee for grant paid | 12.07.1999 | Fee for publishing/printing paid | Opposition(s) | 30.09.2000 | No opposition filed within time limit [2000/50] | Fees paid | Renewal fee | 18.03.1994 | Renewal fee patent year 03 | 24.03.1995 | Renewal fee patent year 04 | 25.03.1996 | Renewal fee patent year 05 | 24.03.1997 | Renewal fee patent year 06 | 26.03.1998 | Renewal fee patent year 07 | 19.03.1999 | Renewal fee patent year 08 |
| Opt-out from the exclusive Tooltip competence of the Unified Patent Court | See the Register of the Unified Patent Court for opt-out data | ||
| Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court. | Documents cited: | Search | [A]US4449183 (FLAHIVE BARRY J [US], et al); | [Y]WO9000282 (WANG LABORATORIES [US]) | [YP] - IBM TECHNICAL DISCLOSURE BULLETIN vol. 34, no. 1, June 1991, NEW YORK, US 'Fixed-length pipelined-bus-protocol for snoop cache' | [Y] - COMPCON 89 3 March 1989, SAN FRANCISCO, US pages 72 - 80; P. WOODBURY ET AL.: 'Shared memory multiprocessors : The right approach to parallel processing' | [Y] - 1987 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS 8 October 1987, NEW YORK, US pages 168 - 172; D. ALPERT ET AL.: 'Architecture of the NS32532 Microprocessor' |