-
EP0566373
European procedure
- EP About this file
- EP Legal status
- EP Federated register
- EP Event history
- EP Citations
- EP Patent family
- EP All documents
Extract from the Register of European Patents
EP About this file: EP0566373
| EP0566373 - Circuitry and method for latching a logic state [Right-click to bookmark this link] | Status | The application is deemed to be withdrawn Status updated on 15.03.1996 Database last updated on 18.11.2024 | Most recent event Tooltip | 15.03.1996 | Application deemed to be withdrawn | published on 01.05.1996 [1996/18] | Applicant(s) | For all designated states Texas Instruments Incorporated 13500 North Central Expressway Dallas, Texas 75265 / US | [N/P] |
| Former [1993/42] | For all designated states TEXAS INSTRUMENTS INCORPORATED 13500 North Central Expressway Dallas Texas 75265 / US | Inventor(s) | 01 /
Ovens, Kevin M. 6201 Warrington Drive Plano, TX 75093 / US | 02 /
Bittlestone, Clive D. 16 Heritage Way Allen, TX 75002 / US | [1993/42] | Representative(s) | Blanco White, Henry Nicholas, et al ABEL & IMRAY 20 Red Lion Street London WC1R 4PQ / GB | [N/P] |
| Former [1993/42] | Blanco White, Henry Nicholas, et al ABEL & IMRAY Northumberland House 303-306 High Holborn London WC1V 7LH / GB | Application number, filing date | 93302875.5 | 14.04.1993 | [1993/42] | Priority number, date | US19920869591 | 16.04.1992 Original published format: US 869591 | [1993/42] | Filing language | EN | Procedural language | EN | Publication | Type: | A2 Application without search report | No.: | EP0566373 | Date: | 20.10.1993 | Language: | EN | [1993/42] | Type: | A3 Search report | No.: | EP0566373 | Date: | 23.02.1994 | Language: | EN | [1994/08] | Search report(s) | (Supplementary) European search report - dispatched on: | EP | 06.01.1994 | Classification | IPC: | H03K3/037, H03K3/356, H03K3/01 | [1994/05] | CPC: |
H03K3/037 (EP);
H03K17/693 (EP);
H03K3/012 (EP);
H03K3/356156 (EP)
|
| Former IPC [1993/42] | H03K3/037, H03K3/356 | Designated contracting states | DE, FR, GB, IT, NL [1993/42] | Title | German: | Schaltung und Verfahren zum Speichern eines Logikzustandes | [1993/42] | English: | Circuitry and method for latching a logic state | [1993/42] | French: | Circuit et procédé pour verrouiller un état logique | [1993/42] | File destroyed: | 20.04.2002 | Examination procedure | 08.08.1994 | Examination requested [1994/41] | 20.04.1995 | Despatch of a communication from the examining division (Time limit: M06) | 31.10.1995 | Application deemed to be withdrawn, date of legal effect [1996/18] | 04.12.1995 | Despatch of communication that the application is deemed to be withdrawn, reason: reply to the communication from the examining division not received in time [1996/18] | Fees paid | Renewal fee | 04.04.1995 | Renewal fee patent year 03 |
| Opt-out from the exclusive Tooltip competence of the Unified Patent Court | See the Register of the Unified Patent Court for opt-out data | ||
| Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court. | Documents cited: | Search | [A]US3812384 |