blank Quick help
blank Maintenance news

Scheduled maintenance

Regular maintenance outages:
between 05.00 and 05.15 hrs CET (Monday to Sunday).

Other outages
Availability
Register Forum

2022.02.11

More...
blank News flashes

News Flashes

New version of the European Patent Register – SPC proceedings information in the Unitary Patent Register.

2024-07-24

More...
blank Related links

Extract from the Register of European Patents

EP About this file: EP0698848

EP0698848 - Method and apparatus for testing an integrated circuit [Right-click to bookmark this link]
StatusNo opposition filed within time limit
Status updated on  08.09.2000
Database last updated on 22.08.2024
Most recent event   Tooltip08.09.2000No opposition filed within time limitpublished on 25.10.2000 [2000/43]
Applicant(s)For all designated states
STMicroelectronics Limited
1000 Aztec West, Almondsbury
Bristol BS12 4SQ / GB
[N/P]
Former [1999/08]For all designated states
STMicroelectronics Limited
1000 Aztec West, Almondsbury
Bristol BS12 4SQ / GB
Former [1996/09]For all designated states
SGS-THOMSON MICROELECTRONICS LTD.
1000 Aztec West, Almondsbury
Bristol BS12 4SQ / GB
Inventor(s)01 / Beat, Robert
1B Westfield Place
Clifton, Bristol BS8 4AY / GB
[1996/09]
Representative(s)Driver, Virginia Rozanne, et al
Page White & Farrer Limited
Bedford House
21A John Street
London WC1N 2BF / GB
[N/P]
Former [1996/09]Driver, Virginia Rozanne, et al
Page White & Farrer 54 Doughty Street
London WC1N 2LS / GB
Application number, filing date95305818.721.08.1995
[1996/09]
Priority number, dateGB1994001729726.08.1994         Original published format: GB 9417297
[1996/09]
Filing languageEN
Procedural languageEN
PublicationType: A1 Application with search report 
No.:EP0698848
Date:28.02.1996
[1996/09]
Type: B1 Patent specification 
No.:EP0698848
Date:10.11.1999
Language:EN
[1999/45]
Search report(s)(Supplementary) European search report - dispatched on:EP27.10.1995
ClassificationIPC:G06F11/26, G11C29/00
[1996/09]
CPC:
G06F11/27 (EP,US)
Designated contracting statesDE,   FR,   GB,   IT [1996/09]
TitleGerman:Verfahren und Gerät zur Prüfung integrierter Schaltungen[1996/09]
English:Method and apparatus for testing an integrated circuit[1996/09]
French:Procédé et appareil de test de circuit intégré[1996/09]
Examination procedure17.04.1996Examination requested  [1996/24]
02.07.1997Despatch of a communication from the examining division (Time limit: M04)
20.10.1997Reply to a communication from the examining division
26.03.1998Despatch of a communication from the examining division (Time limit: M04)
04.08.1998Reply to a communication from the examining division
29.09.1998Despatch of communication of intention to grant (Approval: Yes)
19.02.1999Communication of intention to grant the patent
07.05.1999Fee for grant paid
07.05.1999Fee for publishing/printing paid
Opposition(s)11.08.2000No opposition filed within time limit [2000/43]
Fees paidRenewal fee
28.08.1997Renewal fee patent year 03
25.08.1998Renewal fee patent year 04
27.08.1999Renewal fee patent year 05
Opt-out from the exclusive  Tooltip
competence of the Unified
Patent Court
See the Register of the Unified Patent Court for opt-out data
Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court.
Documents cited:Search[X]US4167780  (HAYASHI HIROMU) [X] 1-9,14 * the whole document *;
 [A]US4575792  (KEELEY JAMES W [US]) [A] 1,12 * abstract * * column 18, line 39 - column 28, line 61 *;
 [A]US4912395  (SATO YOSHIO [JP], et al) [A] 1,12 * column 1, line 44 - column 3, line 32; figure 1 *;
 [A]US3343141  (HACKL FRANK J) [A] 1,2,4-7,12 * abstract * * column 1, line 45 - column 2, line 22 * * column 3, line 27 - column 4, line 30 * * column 4, line 66 - column 10, line 50 * * column 10, line 53 - line 64; figures 1-3 * * column 13, line 19 - column 14, line 6; figures 1-3; claims 1-14 *;
 [A]US4481627  (BEAUCHESNE ROBERT C [US], et al) [A] 1,12 * the whole document *;
 [A]US3961254  (CAVALIERE JOSEPH R, et al) [A] 1,12 * the whole document *;
 [A]US3961251  (HURLEY WILLIAM J, et al) [A] 1,12 * column W *;
 [X]US3519808  (LAWDER ROBERT ERNEST) [X] 1,14 * column 1, line 15 - column 8, line 66; figures 1-3 *
The EPO accepts no responsibility for the accuracy of data originating from other authorities; in particular, it does not guarantee that it is complete, up to date or fit for specific purposes.