blank Quick help
blank Maintenance news

Scheduled maintenance

Regular maintenance outages:
between 05.00 and 05.15 hrs CET (Monday to Sunday).

Other outages
Availability

2022.02.11

More...
blank News flashes

News Flashes

New version of the European Patent Register – SPC proceedings information in the Unitary Patent Register.

2024-07-24

More...
blank Related links

Release notes
European Patent Register Assistant
European Patent Register Resource Book
European Patent Register – pocket guide
FAQ - European Patent Register
Federated Register (Flyer)
Global Dossier (Flyer)
Register events
Deep link coverage
Federated Register content
The Patent Information Tour
Fair use charter

Extract from the Register of European Patents

EP About this file: EP0731944

EP0731944 - COHERENCY AND SYNCHRONIZATION MECHANISM FOR I/O CHANNEL CONTROLLERS IN A DATA PROCESSING SYSTEM [Right-click to bookmark this link]
StatusNo opposition filed within time limit
Status updated on  18.10.2002
Database last updated on 02.11.2024
Most recent event   Tooltip04.01.2008Lapse of the patent in a contracting state
New state(s): IT		published on 06.02.2008  [2008/06]
Applicant(s)For all designated states
International Business Machines Corporation
New Orchard Road
Armonk, NY 10504 / US
[N/P]
Former [1997/06]For all designated states
International Business Machines Corporation
Old Orchard Road
Armonk, N.Y. 10504 / US
Former [1996/38]For all designated states
INTERNATIONAL BUSINESS MACHINES CORPORATION
Old Orchard Road
Armonk, N.Y. 10504 / US
Inventor(s)01 / ARIMILLI, Ravi, K.
2209 Mimosa Trail
Austin, TX 78664 / US
02 / DODSON, John, S.
1205 Bell Rock Circle
Pflugerville, TX 78660 / US
03 / GUTHRIE, Guy
11145 Calavar Drive
Austin, TX 78726 / US
04 / LEWIS, Jerry, D.
3409 Arrowhead Circle
Round Rock, TX 78681 / US
[1996/38]
Representative(s)Teufel, Fritz
IBM Deutschland Management & Business Support GmbH
Patentwesen u. Urheberrecht
71137 Ehningen / DE
[N/P]
Former [2000/06]Teufel, Fritz, Dipl.-Phys.
IBM Deutschland Informationssysteme GmbH, Patentwesen und Urheberrecht
70548 Stuttgart / DE
Former [1996/38]Schäfer, Wolfgang, Dipl.-Ing.
IBM Deutschland Informationssysteme GmbH Patentwesen und Urheberrecht
70548 Stuttgart / DE
Application number, filing date95933585.222.09.1995
[1996/38]
WO1995IB00910
Priority number, dateUS1994031697703.10.1994         Original published format: US 316977
[1996/38]
Filing languageEN
Procedural languageEN
PublicationType: A2 Application without search report
No.:WO9611430
Date:18.04.1996
[1996/17]
Type: A1 Application with search report 
No.:EP0731944
Date:18.09.1996
Language:EN
The application published by WIPO in one of the EPO official languages on 18.04.1996 takes the place of the publication of the European patent application.
[1996/38]
Type: B1 Patent specification 
No.:EP0731944
Date:12.12.2001
Language:EN
[2001/50]
Search report(s)
ClassificationIPC:G06F13/28
[1996/38]
CPC:
G06F12/0835 (EP,US); G06F15/16 (KR); G06F13/28 (EP,US);
G06F13/405 (EP,US); G06F13/4059 (EP,US)
Designated contracting statesAT,   BE,   CH,   DE,   ES,   FR,   GB,   IT,   LI,   NL,   SE [1996/38]
TitleGerman:KOHÄRENZ- UND SYNCHRONISATIONSMECHANISMUS FÜR EIN-/AUSGANGKANALSTEUEREINHEITEN IN EINEM DATENVERARBEITUNGSSYSTEM[1996/38]
English:COHERENCY AND SYNCHRONIZATION MECHANISM FOR I/O CHANNEL CONTROLLERS IN A DATA PROCESSING SYSTEM[1996/38]
French:MECANISME DE CONTROLE DE COHERENCE ET DE SYNCHRONISATION POUR CONTROLEURS DE VOIES D'ENTREE ET DE SORTIE DANS UN SYSTEME DE TRAITEMENT DE L'INFORMATION[1996/38]
Entry into regional phase26.04.1996National basic fee paid 
26.04.1996Designation fee(s) paid 
26.04.1996Examination fee paid 
Examination procedure26.04.1996Amendment by applicant (claims and/or description)
26.04.1996Examination requested  [1996/38]
12.08.1999Despatch of a communication from the examining division (Time limit: M06)
13.01.2000Reply to a communication from the examining division
08.03.2000Despatch of a communication from the examining division (Time limit: M04)
16.06.2000Reply to a communication from the examining division
31.07.2000Despatch of a communication from the examining division (Time limit: M02)
29.09.2000Reply to a communication from the examining division
05.02.2001Despatch of communication of intention to grant (Approval: Yes)
15.06.2001Communication of intention to grant the patent
01.08.2001Fee for grant paid
01.08.2001Fee for publishing/printing paid
Opposition(s)13.09.2002No opposition filed within time limit [2002/49]
Fees paidRenewal fee
19.09.1997Renewal fee patent year 03
18.09.1998Renewal fee patent year 04
21.09.1999Renewal fee patent year 05
14.09.2000Renewal fee patent year 06
17.09.2001Renewal fee patent year 07
Penalty fee
Penalty fee Rule 85a EPC 1973
10.09.1996DE   M01   Fee paid on   19.09.1996
10.09.1996ES   M01   Fee paid on   19.09.1996
10.09.1996FR   M01   Fee paid on   19.09.1996
10.09.1996GB   M01   Fee paid on   19.09.1996
10.09.1996IT   M01   Fee paid on   19.09.1996
10.09.1996NL   M01   Fee paid on   19.09.1996
10.09.1996SE   M01   Fee paid on   19.09.1996
Opt-out from the exclusive  Tooltip
competence of the Unified
Patent Court		 See the Register of the Unified Patent Court for opt-out data
Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court.
Lapses during opposition  TooltipAT12.12.2001
BE12.12.2001
CH12.12.2001
IT12.12.2001
LI12.12.2001
NL12.12.2001
SE12.03.2002
[2008/06]
Former [2003/09]AT12.12.2001
BE12.12.2001
CH12.12.2001
LI12.12.2001
NL12.12.2001
SE12.03.2002
Former [2003/06]BE12.12.2001
CH12.12.2001
LI12.12.2001
NL12.12.2001
SE12.03.2002
Former [2003/01]CH12.12.2001
LI12.12.2001
SE12.03.2002
Former [2002/26]SE12.03.2002
Cited inInternational search[A]EP0392657  (TEKTRONIX INC [US]) [A] 1-10* column 15, line 10 - line 44 *;
 [Y]EP0542417  (SUN MICROSYSTEMS INC [US]) [Y] 1-10 * column 5, line 12 - column 12, line 51; figures 2,3,4A *;
 [A]US5263142  (WATKINS JOHN [US], et al) [A] 1-10 * column 12, line 34 - column 20, line 21; figure 2A *;
 [Y]  - M.M.TEHRANIAN, "DMA cache speeds execution in mixed-bus systems", COMPUTER DESIGN, LITTLETON, MASSACHUSETTS, USA, vol. 24, no. 8, pages 85 - 88 [Y] 1-10 * the whole document *
 [A]  - "DEMI cache policy for a coherent DMA cache on a snooping memory bus", IBM TECHNICAL DISCLOSURE BULLETIN, ARMONK NY USA, vol. 37, no. 6a, pages 241 - 242, XP000455757 [A] 1-10 * the whole document *
 [A]  - "data transfer for PIO to/from system memory non-preemptable", IBM TECHNICAL DISCLOSURE BULLETIN, ARMONK NY USA, vol. 32, no. 8a, page 283, XP000082804 [A] 1-10 * the whole document *
The EPO accepts no responsibility for the accuracy of data originating from other authorities; in particular, it does not guarantee that it is complete, up to date or fit for specific purposes.