blank Quick help
blank Maintenance news

Scheduled maintenance

Regular maintenance outages:
between 05.00 and 05.15 hrs CET (Monday to Sunday).

Other outages
Availability
Register Forum

2022.02.11

More...
blank News flashes

News flashes

New version of the European Patent Register - SPC information for Unitary Patents.

2024-03-06

More...
blank Related links

Extract from the Register of European Patents

EP About this file: EP2264598

EP2264598 - Enhanced embedded logic analyzer [Right-click to bookmark this link]
StatusThe application is deemed to be withdrawn
Status updated on  06.10.2017
Database last updated on 17.05.2024
FormerExamination is in progress
Status updated on  26.06.2017
Most recent event   Tooltip06.10.2017Application deemed to be withdrawnpublished on 08.11.2017  [2017/45]
Applicant(s)For all designated states
Altera Corporation
101 Innovation Drive
San Jose, CA 95134 / US
[2010/51]
Inventor(s)01 / Veenstra, Kerry
160 Braemoor Drive
Santa Cruz, CA 95060 / US
02 / Rangasayee, Krishna
1291 Vincente Drive 242
Sunnyvale, CA 94086 / US
03 / Herrmann, Alan
890 Maranta Ave.
Sunnyvale, CA 94087 / US
 [2010/51]
Representative(s)Chamberlain, Alan James
Haseltine Lake LLP
Redcliff Quay
120 Redcliff Street
Bristol BS1 6HU / GB
[N/P]
Former [2010/51]Chamberlain, Alan James
Haseltine Lake LLP Redcliff Quay 120 Redcliff Street
Bristol BS1 6HU / GB
Application number, filing date10184237.518.11.1998
[2010/51]
Priority number, dateUS1998018660706.11.1998         Original published format: US 186607
US19970065602P18.11.1997         Original published format: US 65602 P
[2010/51]
Filing languageEN
Procedural languageEN
PublicationType: A2 Application without search report 
No.:EP2264598
Date:22.12.2010
Language:EN
[2010/51]
Type: A3 Search report 
No.:EP2264598
Date:22.06.2011
[2011/25]
Search report(s)(Supplementary) European search report - dispatched on:EP25.05.2011
ClassificationIPC:G06F11/22
[2010/51]
CPC:
G01R31/3177 (EP,US); G01R31/318516 (EP,US); G06F11/25 (EP,US);
G06F11/27 (EP,US); G06F11/3636 (EP,US); G06F11/3656 (EP,US);
G06F30/331 (EP,US) (-)
Designated contracting statesDE,   FR,   GB,   IT,   NL [2010/51]
TitleGerman:Verbesserter, eingebetteter, logischer Analysator[2010/51]
English:Enhanced embedded logic analyzer[2010/51]
French:Analyseur logique intégré amélioré[2010/51]
Examination procedure16.12.2011Amendment by applicant (claims and/or description)
16.12.2011Examination requested  [2012/04]
03.02.2016Despatch of a communication from the examining division (Time limit: M06)
11.08.2016Reply to a communication from the examining division
01.06.2017Application deemed to be withdrawn, date of legal effect  [2017/45]
27.06.2017Despatch of communication that the application is deemed to be withdrawn, reason: renewal fee not paid in time  [2017/45]
Parent application(s)   TooltipEP06005874.0  / EP1677195
EP98309432.7  / EP0919916
Divisional application(s)The date of the Examining Division's first communication in respect of the earliest application for which a communication has been issued (EP19980309432) is  13.12.2001
Fees paidRenewal fee
26.01.2011Renewal fee patent year 03
26.01.2011Renewal fee patent year 04
26.01.2011Renewal fee patent year 05
26.01.2011Renewal fee patent year 06
26.01.2011Renewal fee patent year 07
26.01.2011Renewal fee patent year 08
26.01.2011Renewal fee patent year 09
26.01.2011Renewal fee patent year 10
26.01.2011Renewal fee patent year 11
26.01.2011Renewal fee patent year 12
23.03.2011Renewal fee patent year 13
07.11.2011Renewal fee patent year 14
07.11.2012Renewal fee patent year 15
07.11.2013Renewal fee patent year 16
07.11.2014Renewal fee patent year 17
06.11.2015Renewal fee patent year 18
Penalty fee
Additional fee for renewal fee
30.11.201013   M06   Fee paid on   23.03.2011
30.11.201619   M06   Not yet paid
Opt-out from the exclusive  Tooltip
competence of the Unified
Patent Court
See the Register of the Unified Patent Court for opt-out data
Responsibility for the accuracy, completeness or quality of the data displayed under the link provided lies entirely with the Unified Patent Court.
Documents cited:Search[X]EP0410502  (LSI LOGIC CORP [US]) [X] 1-8 * column 2, line 45 - column 3, line 20 * * column 9, line 15 - column 10, line 6 * * column 13, line 45 - column 14, line 56 * * column 19, line 19 - column 20, line 37 * * column 32, line 47 - column 33, line 13 * * column 42, line 22 - column 44, line 20; figures 1,3,5 *;
 [A]EP0636976  (PHILIPS ELECTRONICS NV [NL]) [A] 1-8* the whole document *;
 [A]US5488688  (GONZALES DAVID R [US], et al) [A] 1-8 * the whole document *;
 [AP]US5724505  (ARGADE PRAMOD VASANT [US], et al) [AP] 1-8 * the whole document *;
 [AP]WO9845783  (ADVANCED MICRO DEVICES INC [US]) [AP] 1-8 * the whole document *
by applicantUS19960029277
 US19970958435
The EPO accepts no responsibility for the accuracy of data originating from other authorities; in particular, it does not guarantee that it is complete, up to date or fit for specific purposes.